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In order to understand the effects of space radiation on several different new electronic and 
opto-electronic technologies, the Department of Defense (DoD) has scheduled a satellite launch to 
study the new devices. The satellite, the Microelectronics and Photonics Test Bed (MPTB), is a 
satellite payload that will be used to measure the effects of space radiation on microelectronic and 
photonic devices and subsystems. Changes in device characteristics caused by space radiation will 
be measured in a controlled experiment. Total Ionizing Dose (TID), Dose-Rate Effects (DRE), and 
Single Event Upsets (SEU) are phenomenon to be studied in the MPTB experiment. 
Experimental results will be transmitted to ground stations for further analysis and dissemination. 
This thesis documents the design of an experiment to test for memory errors caused from 
TID, DRE and SEU on high-speed integrated circuit (IC) memory chips of various logic families. 
The design contains a microcontroller to write test patterns to each memory chip and then monitor 
the integrity of the data. Detected errors will then be compiled and recorded. Addditionally, the 
experiment will be designed to control an experimental GaAs IC. The chip autonomously writes, 
tests, and compiles its own test data, but requires input to start and set internal clock speed. 
Finally, the output data of the experiment must be sent to the main control unit of the MPTB in 
order to be transmitted to a ground station. 
B. THESIS ORGANIZATION 
The goal of this thesis is to design a printed circuit board (PCB) with radiation-hardened 
components in order to test orbital radiation effects of the selected test chips and to relay this 
information to the main control package of the MPTB. Chapter II will present an overview of the 
radioactive environment of space and how this impacts semiconductor components. Chapter III 
discusses the MPTB satellite and daughterboard interfacing to the satellite. Chapter IV will 
discuss component selection and issues concerned with using the components together. Chapter V 
discusses connectivity and operation of the designed PCB. Chapter VI presents a summary of the 
Cadence Board Design tools. Chapter VII presents conclusions, future considerations, and 
requirements. 
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II. SATELLITE ENVIRONMENT 
A. RADIATION EFFECTS ON SEMICONDUCTORS 
1. TIDs, DREs & SEUs 
Ionizing radiation effects in space vehicle electronics can be separated into three areas: 
total ionizing dose (TID), dose-rate effects (DRE), and single event upsets (SEU). Each of these 
effects are distinct with respect to one another, however, the underlying result of all three effects is 
the malfunction of electronic components in orbit. Reference 2 contains an in depth summary of 
these problems. The remainder of this chapter shall point out the important aspects of effects. 
TID is the long-term degradation of electronics due to the cumulative energy deposited in a 
material. Effects include parametric failures or variations in device parameters such as leakage 
current, threshold voltage, etc., and functional failures. Significant sources of TID exposure in ~e 
space environment include trapped electrons, trapped protons, and solar flare protons. 
Another negative cumulative effect on semiconductor devices is caused by neutron 
bombardment. Neutrons and other high mass particles cause displacement damage from physical 
interaction with the silicon lattice. This damage results in decreased minority carrier capacity, 
increased junction leakage currents, and reduced carrier mobility. Significant numbers of neutrons 
are present during solar flare activity. 
OREs occur when a short-duration, high energy burst of radiation strikes a semiconductor 
and induces an electric current in the semiconductors substrate. The induced current is potentially 
sufficient to be destructive to electronic devices. One example of a DRE is latchup. Modern 
electronic components make extensive use of complementary field-effect transistors. An unwanted 
by-product of this technology is the presence of parasitic bipolar-junction transistors (BJT) at the 
well/substrate PN junction. A high energy burst of radiation can generate the necessary current to 
"turn-on" the parasitic BJTs. This effectively creates a short-circuit between power and ground, 
resulting in the disabling or destruction of the associated FET. 
SEUs occur when a single ion strikes the material, depositing sufficient energy in the 
device to cause a fault. SEUs may be divided into two main categories: soft errors and latchup. In 
general, a soft error occurs when a transient pulse or bit-flip in the device causes a detectable error 
at the device output. Therefore, soft errors are entirely device specific and are best categorized by 
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their impact on the device. Latchup may be physically destructive to the device, and can cause 
permanent or semi-permanent functional problems. 
2. Impact of Radiation Effects 
Device parametric and permanent functional failure are the principal failure modes 
associated with the TID environment. Since TID is a cumulative effect, total dose tolerances of 
devices are characterized as mean-time-to-failure (MTTF), where the time-to-failure is the amount 
of mission time until the device has encountered enough dose to cause failure. The mission orbit, 
launch date, and launch length determine the external radiation environment. The device exposure 
to this hazard is determined by the amount of shielding between the device and the external 
environment. 
The system-level impact of SEU depends on the type and location of the effect, as well as 
on the design. Permanent device failure is obviously of great concern. The effects of propagation of 
transient SEUs through a circuit, subsystem, and system are also of particular importance. For 
example, a device error or failure may have effects propagating to critical mission elements, such 
as a command error affecting thruster firing. There are also cases where SEUs may have little or 
no observable effect on a system. 
B. SOURCE OF ORBITAL RADIATION 
The main sources of radiation that contribute to TID, DRE and SEU are: 
• Protons and electrons trapped in the Van Allen belts. 
• Cosmic ray protons and heavy ions. 
• Neutron, protons and heavy ions from solar flares. 
The levels of some of these sources are affected by the activity of the sun. The solar cycle 
varies from a solar minimum to a solar maximum. An average cycle lasts about 11 
1/z years. A 
solar maximum lasts 1 to 2 years and is followed by a 3 to 4 year period of decreasing solar 
activity after which a solar minimum occurs. A solar minimum lasts 1 to 2 years and is followed 
by a period of increasing activity of 3 to 4 years. 
1. Charged Particles Trapped in the Van Allen Belts 
SEUs in high density electronic parts are primarily caused by proton bombardment in the 
Van Allen Radiation Belt. It is difficult to shield against high energy protons that cause SEU 
problems and contribute significantly to TID, within the weight budget of a spacecraft. The Van 
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Allen Radiation Belt is a region around the earth consisting primarily of positively charged protons 
and negatively charged electrons. The belt is divided into an inner and outer zone. The inner zone 
begins at a few hundred miles altitude at the equator to approximately 5,600 miles. The outer 
region extends from 7,200 miles out, to approximately 44,000 miles out [Ref. 3, p.3]. The particle 
density of the outer zone is higher by about an order of magnitude compared to the inner zone. An 
area of particular interest is the South America Anomaly (SAA). The SAA is a region of the Van 
Allen Belt where the lower boundary of the inner zone dips to a mere 50 to I 00 nautical miles 
above the surface of the earth. Thus, even satellites in the lowest orbits are effected. The level of 
radioactive activity and the actual physical boundaries of the Van Allen Belt depend on particle 
energy and are affected by secular variation in the magnetic field, magnetic perturbations, local 
time effects, solar cycle variations, and individual solar events. 
2. Cosmic Ray Protons and Heavy Ions 
Galactic cosmic ray particles originate outside of the solar system. The flux levels of these 
particles are low, but because they include highly energetic particles of heavy elements such as 
iron, they produce intense ionization as they pass through matter. Cosmic ray particle population 
also varies with the solar cycle. The earths magnetic field provides spacecraft with varying degrees 
of protection from the cosmic rays, depending primarily on the inclination but also on the altitude 
of the orbit. The energy levels of galactic cosmic ray particles also vary with the ionization state of 
the particle 
3. Protons, Neutrons, and Heavy Ions from Solar Flares 
When solar flare activity is present, high concentrations of protons, neutrons, and heavy 
ions are present in earth orbit. The level of solar flare activity from the sun varies with the 11 1/ 2 
year solar cycle. The solar maximum is characterized by solar activity during which large flare 
events can occur. Events last from several hours to a few days and energies may reach a few 
hundred MeV. As with the galactic cosmic ray particles, the solar flare particles are attenuated by 
the magnetosphere of the earth. As with the high energy trapped protons, they are difficult to 
shield against. Therefore, in spite of their low numbers, they constitute a significant hazard to 
electronics in terms of SEUs. 
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4. Variation In Radioactive Exposure 
There are extremely large variations in the TID, DRE and SEU levels that a given 
spacecraft encounters, depending on its orbit through the radiation sources. Low Earth Orbit 
(LEOs) satellites pass through the particles trapped in the Van Allen belts several times each day, 
especially in the vicinity of the SAA. The amount of radiation that a satellite is exposed to during 
these passes varies greatly with orbit inclination and altitude. Highly Elliptical Orbits (HEOs) are 
similar to LEOs in that they pass through the Van Allen belts each day. However, because of their 
high altitude, they also have long exposures to the cosmic ray and solar flare environments 
regardless of their inclination. In Geosynchronous Orbits (GEOs), the only trapped protons that 
are present are below energy levels necessary to initiate the nuclear events in materials surrounding 
the sensitive region of the device that cause SEUs. However, GEOs are almost fully exposed to the 
galactic cosmic ray and solar flare particles. 
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III. MICROELECTRONICS & PHOTONICS TEST BED SATELLITE 
A. DAUGHTERBOARD EXPERIMENT DESIGN 
1. Overview 
The design project is a daughterboard experiment for the MPTB. The experiment is 
designed to test high-speed integrated circuit (IC) memory chips in the high radiation environment 
the MPTB is scheduled to fly in. The daughterboard will perform two primary functions. First, 
the daughterboard will write test patterns to memory chips, each of a different logic family. The 
test patterns will be continuously monitored for evidence of SEUs, OREs, and TID. Second, the 
daughterboard will control an experimental gallium-arsenide (GaAs) IC. Results will be compiled, 
stored, and sent to the MPTBs Core Electronics Unit for transmission to a ground station. 
2. High-Speed Logic 
The high-speed logic test is designed to compare memory ICs of different logic families for 
susceptibility to space radiation. The experiment is not designed to compare the access speeds of 
the different memory ICs. For the high speed logic experiment, a 256 x 4 gallium-arsenide (GaAs) 
static random-access memory (SRAM) IC and a 256 x 4 emitter-coupled-logic (ECL) SRAM IC 
were chosen to test. A 4k x 4 CMOS SRAM IC was added to provide a baseline for comparison. 
a. GaA.s 
Gallium arsenide is the fastest logic technology with gate delays as low as 10 
picoseconds [Ref.1, p.970). GaAs technology utilizes field-effect transistors, but because the 
mobility of electrons for gallium-arsenide is five times that of silicon, GaAs gates are substantially 
faster then their silicon counterparts. GaAs ICs also consume considerably less power than CMOS 
circuits of comparable speed and functionality. Furthermore, it is also less expensive than ECL or 
BiCMOS, and it the fastest commercially available logic family. On the negative side, this 
technology suffers from a relatively narrow noise margin. 
b. ECL 
Emitter coupled logic is the fastest technology based on bipolar junction 
transistors. Gate delay for this logic is as low as 1 nanosecond [Ref. 4, p.175]. The disadvantages 
to ECL include high current levels, causing high power dissipation and heat buildup, which is 
difficult to dissipate. Another negative attribute of ECL is poor IC integration. Voltage levels for 
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this family are -5.2 and 0 volts for a logical one and zero respectively, making ECL chips 
compatible with CMOS and TTL only through the use of logic converters. 
c. CMOS 
Complimentary metal oxide (CMOS) semiconductors are by far the most popular 
family of IC logic. Strengths of this family include very low power dissipation, the capability for 
very high degrees of integration, and low cost to manufacture. However, silicon FETs do not 
possess the gate speeds as other logic families. 
3. Experimental GaAs IC 
The GaAs experimental chip is semi-autonomous. The chip generates its own test patterns 
at eight different clock speeds, monitors itself for errors, and counts the number of SEUs that 
occur. The chip does require outside inputs to begin execution, select a clock speed, and latch 
results. 
B. MPTB FUNCTIONAL DESCRIPTION 
The MPTB consists of a central Core Electronics Unit (CEU) and three experiment panels. 
MPTB experiments occupy daughterboard slots on each panel. Up to eight daughterboards may be 
fitted on each panel. A block diagram is shown in Figure 1. 
Figure 1: MPTB Functional Layout 
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C. DAUGHTERBOARD INTERFACE WITH SATELLITE 
1. Connectivity 
The CEU manages overall operation of the MPTB, including sending telemetry to ground 
stations. Daughterboard experiments communicate with the CEU via Experimental Panel 

















Figure 2: Experimental Panel Controller 
Connection from the EPC to the daughterboard experiment is made via a 96-pin connector 
( part# ELCO 10-8477-096-002-904 ). The pin assignments are tabulated on the next page in 
Table 1. 
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Pin Row A RowB Rowe Pin Row A RowB Rowe 
1 ADDRO ADDR7 DATAO 17 -5.2V -5.2 V -5.2 v 
2 ADDRl AD DRS DATAl 18 -5.2V -5.2V -5.2V 
3 ADDR2 ADDR9 DATAl 19 -5.2 v -5.2V -5.2V 
4 ADDRJ ADDRIO DATAJ 20 GND GND GND 
5 ADDR4 RD• DATA4 21 GND GND GND 
6 AD DRS WR• DATA5 22 +15V +15V +15 v 
7 ADDR6 INT• DATA6 23 -15 v -15 v -15 v 
8 BD_SEL• INT_RESET" DATA7 24 ANA_RTN ANA_RTN ANA_RTN 
9 unassigned RESET• unassigned 25 ANA_RTN ANA_RTN D/A_REF 
10 GND GND GND 26 ANALOGI ANA_RTN_S D/A_V 
11 GND GND GND 27 ANALOG:Z ANALOG7 ANALOGll 
12 +SV +5V +5V 28 ANALOGJ ANALOGS ANALOGIJ 
13 +SV +SV +SV 29 ANALOG4 ANALOG9 ANALOG14 
14 +SV +SV +5V 30 ANALOGS ANALOGIO Doslm_G 
15 GND GND GND 31 ANALOG6 ANALOGll Dosim_S 
16 GND GND GND 32 Temp_High Temp_r1n Dosim_D 
Table 1: ELCO Connector Pin Assignments 
The panel controller provides both electric power and communication to the daughterboard 
via the ELCO connector. Power supplies of interest include Vee ( +5 V ), VEE ( -5.2 V ), and 
GND. Communication of data from the daughterboard is available via an 11-bit address bus and 
an 8-bit data bus. The eleven bit address defines an address space of two kilobytes of shared 
memory space. These signals, as well as the memory read and write strobes from the EPC 
microcontroller, are sent via Harris HCS245MS bus transceivers. Figure 3 on the following page 
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0 DATA2 <( DATA3 
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0:.: (/) 
u.. ...J 
(/) AD ORB <( ADDR9 z 
...J ADDR1 (.!) <( 
z RD" (/) (.!) WR" 
(/) 
Figure 3: Daughterboard Communication Circuitry 
These bus transceivers are mounted on the EPC motherboard. Output from the bus transceivers 
are connected to the 96-pin daughterboard connector. The DIR pins are tied to ground on the 
bottom two bus transceivers which sets the transmission direction from the panel controller side to 
the daughterboard side. The flow on the top transceiver is bi-directional. This DIR pin is tied to 
the EPC microcontroller read strobe to facilitate direction of data flow. 
2. Communication Resources 
Communication between the daughterboard and the EPC is accomplished via the address, 
data, read/write, and interrupt pins of the 96-pin connector. As indicated on Table 1, pins 5B, 6B, 
7B, 8A, 8B, and 9B are assigned to RD*, WR*, INT*, BD_SEL*, INT_RESET*, and RESET*, 
respectively. 
a. RD* and WR* 
These signals are individually driven low when the ECP microcontroller is reading 
from or writing to shared memory. 
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b. INT* 
The daughterboard can pull this line low to send an interrupt to the ECP 
microcontroller. The purpose of this is to tell the ECP that the daughterboard has data in shared 
memory to pass on. The daughterboard must not modify the data until the INT* line is reset by the 
ECP microcontroller. 
c. INT_ RESET* 
This line is driven low by the ECP microcontroller to reset a daughterboard INT* 
line. This is done when the ECP microcontroller has read the necessary data stored in shared 
memory. The ECP will keep this signal low until the daughterboard INT* line returns to a logical 
one level. 
d. BD_SEL* 
This signal is driven low when the ECP microcontroller selects the daughterboard. 
From the time of the falling edge of this signal, the daughterboard has 657 nanoseconds [Ref. 2] 
until the EPC microcontroller takes control of the shared memory. 
e. RESET* 
This signal is driven low by the ECP to reset all daughterboards. 
3. Communication Interface 
Data may be passed between the ECP and the daughterboard via two software protocols, 
Type 1 Interface and Type 2 Interface. Each interface is designed to be as modular as possible to 
facilitate the swapping of daughterboards if the need arose. 
a. Type 1 Interface 
Type 1 provides for a simple start/stop command structure. This protocol is 
envisioned for use on memory experiment daughterboards. It provides for recording the address 
range of a particular segment of a test and the test pattern used. It can report errors for specific 
addresses and error count for a time period. This method uses the INT* and INT _RESET* signal 
lines to control data flow. 
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b. Type II Interface 
This interface is designed for experiments that require more complex commands 
and/or will generate complex or variable error messages. Since the daughterboard for this thesis 
will most likely use Type I Interface, no further comment shall be made. 
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IV. DAUGHTERBOARD COMPONENT SUMMARY 
A. OVERVIEW 
Circuit board design begins with a conceptual idea or a design proposal. An important 
aspect of turning a design proposal into a working design is finding a suitable place to start. For 
the MPTB daughterboard design, the place to start was with the microcontroller. There are many 
microcontrollers and microprocessors available to choose from. However, the requirement that the 
microcontroller needs to be radiation hardened greatly narrows the list of choices. With a 
microcontroller chosen, one may proceed with basic needs: memory, address decoding, non-
volatile storage, etc. The next element to be considered is communication with the daughterboard 
panel controller. As the protocol for accomplishing this is usually dictated by the controlling 
device, it simply remains to implement the necessary signals. Once this is complete, one may wire 
up the memory chips to be tested to the microcontroller bus and control signals. From the aspect 
of a memory experiment, the daughterboard is essentially complete. 
This chapter is dedicated to explaining the operation of the daughterboard. The first 
section will summarize the individual components on the board. Subsequent sections will explain 
the operation of various subsections of the design. 
B. SUMMARY OF DAUGHTERBOARD COMPONENTS 
From this point forward, the following convention shall be used. Pins with active-low 
signals will be designated with an asterisk. For example, a component with an active low chip-
select pin, CS, shall be designated CS*. Datasheets for the following components are available in 
Appendix B. 
1. UT69RH051 Microcontroller 
The UT69RH051 is a radiation hardened CMOS microcontroller made by United 
Technologies Corporation (UTMC). The chip is based on the widely used Intel 8051 
microcontroller and uses the same MCS51 assembly language. It has four 8-bit programmable 
1/0 ports numbered Port 0 to Port 3. Port 0 and Port 2 are usually used as a 16-bit address bus, 
allowing it to address 65 kilobytes of memory. Port 0, which comprises the low byte of the address 
bus, is multiplexed with the 8-bit data bus. Read and Write strobes on Port 3 control external data 
reads and writes. Finally, the UT69RH051 has two pins on Port 3 for external interrupts. 
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2. UT22VP10 
The UT22VP 10 is a radiation hardened programmable array logic (PAL) made by UTMC. 
The TIL version was chosen because the it can source much more current to the outputs. This IC 
will be used to implement all random logic functions (AND, NAND, OR, NOR, NOT) in one IC. 
The UT22VP 10 features up to eleven inputs and 10 outputs. 
3. HS138MS 
The HS138MS is a radiation-hardened 3-to-8 CMOS decoder made by the Harris 
Corporation. The purpose of this chip is to provide address decoding. The chip has three inputs 
(A0 .. 2) and eight active-low outputs (Y7 .. 0*). Chip select is accomplished via three enable inputs 
(El*, E2*, E3), allowing up to three separate signals to control the device. All outputs have 
logical ones written to them when any one of the enables is not set This IC will be used for address 
decoding for the various memories on the daughterboard. 
4. HCST541MS 
The HCST541MS is a radiation-hardened 8-bit tri-state buffer. This IC is used to isolate 
components on the data bus when those components are not selected. The '541 has an 8-bit input 
(A7 .. 0), 8-bit output (Y7 .. 0), and two output enable pins (OE2*,0El*). The separate output 
enable pins allow for added flexibility for output control. 
5. HCS573MS 
The HS573MS is a radiation-hardened 8-bit CMOS latch made by Harris. The purpose of 
this chip is to latch the lower byte of the address of the microcontroller. Recalling that the lower 
address byte of the microcontroller is multiplexed with the data outputs, the latch grabs the address 
byte to prevent address timing difficulties that may be encountered when a microcontroller 
addresses different types of memories with their own unique timing characteristics. The '573 has 
an 8-bit input (D7 .. 0) and an 8-bit tri-state output (Q7 .. 0). Chip operation is controlled by an 
active-low output enable (OE*) and an active-low latch enable (LE*). The latch is logically 
transparent when latch enable is high. Inputs are latched on a high-low latch enable transition. The 
'573 is functionally similar to the '373 latch commonly found on TIL/CMOS ICs. However, the 
'573 features a "broadside" pinout; that is, all inputs on one side and outputs on the other. 
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6. HS-6664RH 
The HCS6664RH is a radiation-hardened 8k x 8 CMOS PROM made by Harris. The 
purpose of using this chip is to provide non-volatile memory storage for the daughterboard. The 
'6664 features a 13-bit latched address input (Al2 .. 0) and 8-bit tri-state data outputs (DQ7 .. 0). 
The chip may be programmed by setting program select (P*) low. Two other inputs, chip select 
(E*) and output select (G*), control overall chip functions and output functions respectively. 
7. HS-6564 7RH 
The HS-656457RH is a radiation-hardened 8k x 8 CMOS SRAM made by Harris. The 
purpose of the '65647 is to provide memory space for the microcontroller to do calculations. The 
chip features a 13-bit address input (Al2 .. 0) and 8-bit tri-state data output (DQ7 .. 0). Control 
signals consist of two chip select pins (El *, E2), one output enable (G*), and one write enable 
(W*). 
8. HS-82C85RH 
The HS-82C85RH is a radiation hardened CMOS clock generator made by Harris. The 
purpose of the chip is to input an oscillating waveform and output a consistent, square-wave, clock 
signal. The chip has two crystal inputs (Xl, X2). Three sets of control pins, a speed operation pin 
(FST/SLO), crystal/oscillator select pin (F/C), and three start/stop pins (S2 .. 0) are used to control 
chip operation. Clock outputs are available in either a one-to-one ratio with the input (OSC) or a 
divide-by-three ratio with the input (CLK50). 
9. 100328 
The 100328 is an octal bi-directional ECLnTL logic converter. A radiation hardened 
version is available from National Semiconductor. This IC is used to convert logic signals to and 
from the ECL memory chip to be tested on the daughterboard. Inputs/outputs (110) consist of eight 
TIL 110 pins (T7 .. 0) and eight ECL 110 pins (E7 .. 0). The logic level on the direction control pin 
(DIR) controls if the chip is in ECL-to-TIL or TIL-to-ECL mode. In either mode, outputs may 
be latched. The latch enable pin (LE) implements this function. Finally, a chip select pin (OE) 
enables the 110 pins. When not enabled, the ECL pins are cut-off and the TIL pins are tri-stated. 
10. F10422 
The Fl0422 is a 256 x 4 ECL SRAM made by National Semiconductor. This is one of 
four ICs to serve as experiment chips on the daughterboard. This chip has eight address inputs 
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(A7 .. 0), four data inputs (D3 .. 0), and four data outputs (03 .. 0). Output from individual data pins 
may be individually selected via four-bit select (BS3 .. 0). A write enable (WE*) detennines if data 
inputs or outputs are active. 
11. VS12G422T 
The VSl2G422T is a 256 x 4 GaAs SRAM made by Vitesse. This is another ofthe four 
components to be tested for the daughterboard experiment. This chip has eight address inputs 
(A7 .. 0), four data inputs (D3 .. 0), and four data outputs (03 .. 0). A write enable (WE*) and an 
output enable (OE*) detennines if the data inputs or data outputs pins are active. Chip select is 
accomplished via two pins (CS l *, CS2). 
12. IDT6168 
The IDT6168 is a 4k x 4 CMOS SRAM made by Integrated Device Technology, Inc. 
This chip is another IC to be tested for the daughterboard experiment. The chip has twelve address 
inputs (All..O) and four data pins (V03 .. 0). Output is entirely controlled by the logic level on the 
write enable pin (WE*). Chip select is accomplished via a single pin (CS*). 
13. Experimental GaAs IC 
This chip is an experimental gallium-arsenide IC being designed at the Naval Postgraduate 
School. The IC is a semi-autonomous test package. The chip writes test patterns to its own flip-
flops, and detects and counts SEUs. Input is needed from an outside controller to select one of 
eight clock speeds, begin execution, and read output results. Three clock select pins (SEL2 .. 0) 
detennine clock speed. A one-to-zero transition on the reset pin (RESET) zeros the two SEU 
counters and begins execution. A one-to-zero transition on two output control pins (READ _SR, 
READ_ LFSR) latches the current SEU count in the respective counters into two 8-bit output 
registers (SR7 .. 0, LFSR7 .. 0). The chip also produces two counter overflow signals 
(SR _OVERFLOW, LFSR _OVERFLOW) and one signal indicating operation has tenninated 
(SEU ON RESET). 
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a. Phillips Surface Mount 
These capacitors are connected on all components between power and ground to 
filter off any AC current noise present from the switching ofthe component logic. 
b. Panasonic NHE 
This capacitor is used to filter any noise from the -2V power supply to the 
Experimental GaAs IC. 
16. Resistors 
a. Phillips Surface Mount 
These surface mount resistors are used as pull-up resistors for various component 
which need pins tied to logical one. 
b. Ohmite Vitreous Enamel Conformal 
These resistors are utilized in lieu of the surface mount resistors when the amount 
of power dissipated is expected to be more than the surface mount resistors are designed to handle. 
17. Crystal Oscillator 
This is a quartz crystal made by Raltron. It provides an oscillator input to the Harris clock 
generator. A 36 MHz crystal is planned for the daughterboard. This is achieved by using the 3'd 
overtone of a 12 MHz fundamental frequency. 
18. Zener Diode 
This part is made by the Motorola Corporation. This element is used to regulate a -2 volt 
power supply for the experimental GaAs chip. Zener diodes maintain a specific voltage drop for 
varying currents. Thus, as the amount of current drawn by the GaAs IC varies, the diode will 
compensate for this and continue to supply -2 V. 
C. COMPONENT ELECTRICAL REQUIREMENTS 
The majority of the logic components of this design use +5V and Ground as a logical one 
and zero, respectively. Those parts that do not use these voltages have logic converters to translate 
their respective logic levels. However, components which use the same voltage levels cannot be 
automatically connected together and expected to function correctly. For component pins which 
drive signals to multiple ICs, such as data and address lines, a critical issue is whether those pins 
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can source or sink enough current. A manufactures datasheet usually provides two parameters, IoH 
and IoL, to determine how much current output pins can handle. IoH is defined as the maximum 
current that the output can source when driving a logical one and still maintain the required 
minimum voltage level for a logical one, VoH· IoL is defined as the maximum current that the 
output can sink when driving a logical zero signal and still maintain an output voltage no greater 
than the maximum voltage for a logical zero, VoL· The amount of current required for an output to 
source or sink is determined by Equation 4.1. 
/SOURCE = L IIH + L I LEAK Equation 4.1 
Iru is the amount of current an input draws when driven high. kEAK or "leakage" current is the 
amount of current a connected but not enabled input pin draws. The amount of current for an 
output pin to sink when driving a signal low is defined by Equation 4.2. 
Equation 4.2 
IIL is the amount of current drawn from an input pin when being driven low. ILEAK in this case is 
the amount of current a connected but not enabled input pin sources. 
A summary of input and output currents for the components to be used in the design are 
tabulated in Table 2: 
Component loH(mA) lodmA) Irn(J.IA) IlL (J.IA) I LEAK (J.IA) 
'8051 Port 0 7.0 7.0 10 50 10 
'8051 Port 1,2,3 0.06 3.5 10 10 10 
UT22VP10 12.0 12.0 10 10 10 
HS-6664RH 2.0 4.8 1 1 10 
HS-65647RH 5.0 8.0 1 1 60 
HS-82C85RH 2.5 5.0 1 1 5 
HCS138MS 6.0 6.0 5 5 5 
HCS573MS 6.0 6.0 5 5 5 
HCTS541MS 6.0 6.0 5 5 5 
VS12G422T 5.2 8.0 100 100 1000 
IDT6168 8.0 4.0 10 10 10 
F10422 nla n/a 220 50 n/a 
100328 (TTL) 1.0 24.0 70 1000 70 
100328 (ECL) nla n/a 500 0.5 n/a 
Table 2: Summary Of Component Pin Currents 
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An output pin usually cannot source enough power only when it is hooked up to multiple 
inputs. The only component on the design where this condition is present is the microcontroller. 
Port 0 of the '8051 is hooked up to the most components. However, referencing Table 2, these 
pins can source 7.0 rnA current. With typical input loads of a few micro-amperes, no problem 
exists here. However, Ports 1, 2 and 3 can only source 60 !!A to hold attached signals high. This 
is a problem for only the write strobe on Port 3. This signal is routed to two HS-65647 RAMs, 
the IDT6168, the VS 12G422T, and one of the 100328s. Referencing Table 2, the input leakage 
currents to all the aforementioned chips totals 182 !!A. Thus, the write strobe does not source 
enough current to maintain a logical one. Without correction, WR * is virtually tied low. 
The solution is to tie this line high via a pull-up resistor. However, the resistor must be 
chosen such that it sources enough current to keep the line high when not active. It also must pull 
the line low when WR* is active. Equation 4.3 [Ref. 5, p.693] is used to calculate the maximum 
resistor value. 
RMAX = ""' 
. m x I IH + L...J I LEAK 
Equation 4.3 
Using values from Table 2, V00 = 5V, and VoH = 3.2V (a conservative value), 
5- 3.2 
R = ~ 100000 
MAX (1 00 + 1 + 1 + 10 + 70) ' 
To calculate the minimum resistor value, Equation 4.4 is utilized. 
Equation 4.4 
Using values from Table 2, Voo = 5 and VoL= 0.4V, 
5-0.4 
R = ~ 20000 
MIN 3.5- (1000+100+10+1+1) ' 
Therefore, any value between 2-10 kW will allow the strobe to work correctly. Calculating the 
median voltage, the WR * signal is tied high via a 6 kn resistor. 
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D. TIMING ANALYSIS 
Whenever memories and a microprocessor are tied together, the RAM speed must checked. 
One must analyze the timing diagrams of the components to ensure minimum and maximum setup, 
hold, and valid times are not compromised. Figure 4 below depicts the '8051 read cycle. The 
daughterboard will be using a 12 MHz clock. Therefore, each clock period, TcLK, is 83 
nanoseconds. Using this time to reference the UT69RH051 datasheet, two representative times are 
calculated for the microcontrollers memory access time parameters. The first, tLwv , is the time 
ALE 
PORTO INSTA IN 
PORT2 P2.0 • P2.7 OR AI·A11 FROM DPH AI· A15 FROM PCH 
Figure 4: Microcontroller External Memory Read Cycle 
from when ALE goes low to the time valid data is present on the data bus. With an 83 ns period, 
tLwv = 514 ns. When ALE goes low on the daughterboard, the HCS138MS decoder chip is 
enabled. The maximum propagation time from enable to output for the decoder is 34 ns. This 
time must be subtracted from tLwv. The result, 480 ns, is the maximum time a memory chip has 
from enable to data-valid. 
Another critical access time is tRLov. This is the time from the read strobe goes active to 
the time valid data is present on the bus. This time at 12 MHz is 250 ns. The read strobe passes 
through the UT22VP10 PAL. This incurs a propagation delay of25 ns. Thus, the access time is 
225 ns. Table 3 below compares these times with the corresponding access times for all memories. 
As one can see, even the slowest SRAM can meet these maximum time by a wide margin. 
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Component tLLDV tRLov 
UT69RH051 480 225 
HS-6664RH 60 20 
HS-65647RH 50 15 
F10422 10 n/a 
VS12G422T 4 4 
IDT6168 70 n/a 
Table 3: Summary of Memory Access Time 
The overall conclusion to be drawn from this is that all memories utilized in the 
daughterboard are significantly faster then they need be. However, one must bear in mind that the 
daughterboard is designed for testing radiation hardness, not speed. 
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V. DAUGHTERBOARD OPERATION 
A. MICROCONTROLLER CORE SECTION 
The microcontroller is the core of the entire daughterboard. This section consists of one 
UT69RH051 microcontroller, one HCS573MS latch, one HCS 138MS decoder, two HS-6664RH 
PROMs, and two HS-65647RH SRAMs. Figure 5 on the next page depicts this section of the 
daughterboard. 
1. Latch Connection 
The first component connected is the HCS573MS ('573). The inputs of this device are 
connected to Port 0 of the microcontroller, LE* is connected to ALE*. When ALE* goes low, the 
lower byte the microcontrollers address is latched. Therefore, from this point forward, reference to 
the address bus shall include the upper byte coming from the microcontroller and the lower byte 
coming from the latch. Reference to the data bus shall pertain to the Port 0 pins of the 
microcontroller. 
2. Decoder Connection 
The next component to connect to the microcontroller is the HCS l38MS (' 138). 
Connecting address pins Al5 .. 12 to the A2 .. 0 input pins ofthe '138, the 65k address space of the 
'8051 is divided into eight 8k segments. The outputs of the decoder, Y7 .. 0, are used as enable 
signals for each segment. ALE* from the '8051 is wired to '138 enable El* to synchronize the 
address decoding with the latch of the lower address byte of the '8051. Not doing this will cause 
components with latched address inputs to incorrectly decode the lower address byte. The other 
two enable inputs for the '138, E2* and E3, are tied low and high, respectively. 
3. Combining PSEN* and RD* 
The '8051 actually has the ability to address two separate 65k blocks of memory. Two 
read strobes, Program Store Enable (PSEN*) and External Data Read (RD*), exist on the 
microcontroller, The MCS51 assembly language has separate move instructions to choose between 
the two address spaces. In order to simplify programming, a common practice is to combine 
address spaces by wiring the two read strobes into an AND gate. Both strobes are active-low. 
Thus, when either is active, an active-low signal will appear at the output of the AND gate. From 
this point forward, this output will be referred to as "the" read strobe or "RD*" signal. 
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4. SRAM Connection 
It was decided that the amount of SRAM needed for the daughterboard was I6k. This was 
a compromise between using 8k, which had the possibility of being too small, and 32k, which took 
up halfthe address space ofthe '8051. Therefore, two HS-65647RH ('65647) are used. Wiring 
to the '65647s is straight-forward. Address pins AI2 .. 0 are connected to the address bus, data 
pins DQ7 .. 0 are connected to the data bus. The board read and write strobes are wired to the 
output enable pin (G*) and the write enable pin (W*). Recalling the MPTB lCD specifies a shared 
memory space of 2 kilobytes, this necessitates that at least one of the '6564 7 chips must have the 
first 8k of address space. Therefore, the YO* signal from the '138 decoder is connected to the 
chip-select pin, El *, of the first '65647 (designated RAMI on Figure 5). YI * of the decoder is 
connected to EI * of the other '65647 (RAM2 on Figure 5). Together, the two SRAMs occupy a 
continuous memory space form I6k to 0. The final connections are to tie E2 on both SRAMs high 
since only one chip-select is necessary. 
5. PROM Connection 
It was decided that the amount of SRAM needed for the daughterboard was 6k. Two HS-
6664RH ('6664) are used to implement this. Wiring to the '6664s is straight-forward. Address 
pins AI2 .. 0 are connected to the address bus and data pins DQ7 .. 0 are connected to the data bus. 
The board read strobe is wired to the output enable pin (G*). The Y3* signal from the 'I38 
decoder is connected to the chip-select pin, E*, of the first '6664 (designated ROMI on Figure 5). 
Y4* ofthe decoder is connected to E2* of the other '6664 (ROM2 on Figure 5). Together, both 
ROM chips occupy a continuous memory space from I6-32k. 
6. Clock Input 
The CLOCK50 pin of the HS-82C85RH ('82C85) provides the '805I with a I2MHz 
clock signal. This is connected to XTALl ofthe '805I, as depicted on Figure 6. The frequency 
source of the '82C85 is derived from a 36 MHz crystal oscillator connected to the XI and X2 pins 
of the clock generator. Several pins on the '82C85 are tied either high or low to set the desired 
operation of the chip. The F/C pin is tied low to select crystal oscillator input. The FST/SLO pin 
is tied high so that the output on the OSC and CLOCK50 pins are 36 MHz and I2 MHz, 
respectively (selecting low has a divide by 768 effect). Finally, S2*, Sl, and SO are tied high, low 
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Figure 6: Daughterboard Clock Signal Source 
47 pF capacitors in order to provide the most stable operation of the OSC output (which provides 
the clock to the experimental GaAs I C). This is accomplished by matching the load capacitance of 
the crystal to the combined capacitance of the capacitors. This relationship is defined in Equation 
5.1 below. 
Equation 5.1 
The load capacitance of the crystal is 24 pF. Therefore, C1 =C2 = 48 pF. The closest 
capacitors available is 47 pF (+/- 5 %). 
7. Miscellaneous Microcontroller Connections. 
The '8051 has 256 words of internal memory. This unnecessarily complicates the memory 
address space and is not recommended to use. This memory is oflittle use because of its small size 
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and complicates microcontroller programming. Wiring EA * on the microcontroller to ground 
disables this memory. 
B. SATELLITE INTERFACE SECTION 
As previously stated, communication between the daughterboard and the EPC via a 96-pin 
connector. The communication signals between the two components was discussed in Chapter III. 
Actual connection is depicted in Figure 7. This interface has three basic operations. First, the EPC 
requests attention from the daughterboard via an interrupt. Second, the daughterboard may 
interrupt the EPC. Third, the daughterboard transfers information to the EPC. 
ELCO 10-8477-09~02-904 




Figure 7: Interface To Satellite 
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1. Interrupt From EPC To Daughterboard 
The BD_SEL* signal from EPC is connected to the INTO* pin of the '8051 
microcontroller. When the EPC drives the BD _ SEL * signal low, it activates Interrupt 0 on the 
daughterboard microcontroller. As previously stated, the daughterboard has 657 nanoseconds 
before the EPC microcontroller begins to access the shared memory in the Harris SRAM. When 
the EPC has finished its memory access, it negates the BD DEL* signal, allowing the 
daughterboard microcontroller to resume processing. 
2. Interrupt From Daughterboard To EPC 
The daughterboard '8051 may send an interrupt to the EPC. The daughterboard must then 
wait for a response from the EPC. When the EPC responds, it will initiate a read from shared 
memory. Implementation of this handshaking protocol is implement by connecting the INT* and 
INT_RESET* from the EPC via the connector, to '8051 Port I pins 7 (Pl.7) and 6 (PL6), 
respectively. This implements a handshaking protocol between daughterboard and panel controller. 
Any '8051 Port pin may be programmed, provided the pin is not being used to fulfill 
another task. Ports 0, 2, and 3 of the microcontroller are used for the address bus, data bus, 
read/write strobes, and interrupts. Until this point, the Port 1 pins are unused. Thus, a subroutine 
may be written to drive P 1. 7 low to send an interrupt to the EPC. The subroutine can then instruct 
the daughterboard '8051 to poll P1.6 for a response. When the EPC drives INT_RESET* low, the 
daughterboard would have the attention of the EPC, allowing data transfer to take place. Using 
the Port pins in this fashion works well in this case because the microcontroller initiates contact 
and knows it only has to poll for a response for a limited time. If contact was not initiated from the 
daughterboard, the microcontroller would be forced to continuously poll a Port pin(s). This would 
be taxing on the microcontrollers resources. 
3. EPC Accessing Shared Memory 
The EPC has access to the daughterboards lower 2 kilobytes of address space and the 
boards data bus. The read and write strobes from the connector are connected to the read/write 
signal lines of the daughterboard. Once communication is established between daughterboard and 
EPC, R!W cycles proceed uneventfully. 
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C. MEMORY TEST SECTION 
This section contains the three memory chips of different logic families. ECL-TIL level 
converters are required for the ECL SRAM. Additional logic gates are required for address 
decoding. Figure 8 depicts the logical layout. 
1. CMOS SRAM 
Connection of the IDT6168 ('6168) is straight-forward. Its address pins (A11..0) are 
tapped into the lower 12 bits of the daughterboard address bus. The data pins (1/03 .. 0) are tapped 
into the lower four bits of the data bus. RJW cycles are controlled exclusively by the write-enable 
pin, WE*. Ifthe chip is selected and WE* is not asserted, a read operation is completed. The chip-
select pin CS* is connected to the Y4* output of the '138 decoder. This allocates the '6168 
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Figure 8: Test Memory ICs 
31 
address space 3 2k to 40k. However, the chip only utilizes the lower half of its allocated 8k address 
memory space. The upper 4k of the memory space is unused. This inefficient use of address 
space was chosen to minimize the number of gates required for address decoding. 
2. GaAsSRAM 
Connection of the VS12G422T ('422T) requires its address pins (A7 .. 0) to be connected 
to the lower byte of the daughterboard address bus. The separate data input and data output pins 
are connected to their respective data bus lines. The microcontroller read and write strobes are 
connected to OE* and WE*, respectively. The '422T is allocated memory address space from 40k 
to 44k. Decoding of this address space is accomplished by routing theY5* output of the '138 
decoder and the A12 address line into a 1-to-2 decoder. The 1-to-2 decoder is implemented in 
Figure 8 with two NAND gates and two inverters. This divides the 8k address space defined by 
the decoder into two 4k blocks. The '422T is allocated the lower half by connecting the CS 1 * pin 
of the '422T to the lower NAND gate of the 1-to-2 decoder. The '422T only uses 256 of the 4,000 
locations it is allocated. 
3. ECLRAM 
Connection of the F10422 ('422E) is considerably more involved. ECL technology uses 
-5.2 volts and ground for logical zero and one, respectively. Thus, all signals to and from the ECL 
SRAM must pass through 100328 ECL-TTL logic converters. Three 100328s are required to 
implement translate all necessary signals to and from the ECL chip. The first converter is subtitled 
"ADDR" in Figure 8. The lower byte of the daughterboard address bus is routed to the TTL side. 
The signals come out the ECL side and into the address pins of the '422E. The 100328s are bi-
directional. Since address information only propagate from the TTL side to the ECL side, the DIR 
pin of this converter is tied high so that signals only travel in the desired direction. 
The lower four data bus lines of the daughterboard are connected to the TTL side of the 
100328, labeled "DATA" in Figure 8. The signals route from the TTL side to the ECL side into 
the corresponding data-in pins (D3 .. 0) and data-out pins (03 .. 0). Since the data lines need to be 
bi-directional, the DIR pin of this 100328 is connected to the read strobe of the daughterboard. On 
read operations, the read strobe is at logic level zero, allowing information on the 100328 to flow 
from the ECL to the TTL side. During memory write operations, the read strobe is at logic level 
one, which sets the converter to allow data to travel from the TTL side to the ECL side. 
32 
The third 100328, subtitled "RD/WR" on Figure 8, is utilized to pass the daughterboard 
read and write strobes to the '422E. These signals could not be sent through the "DATA" I 00328 
because when the direction of the converter is set in the ECL to TTL direction, the read and write 
strobes would be cut off. Therefore, the separate IC was required. The read strobe outputs the 
ECL side ofthe 100328 and connects to the four select lines, BS3 .. 0 of the F10422. There is no 
need to individually access the data output lines, so all four are shorted together. The write strobe 
proceeds from the logic converter and connects to the write enable pin, WE*. The signal direction 
on this 100328 is exclusively from the TTL side to the ECL side, so the DIR pin is tied high. 
Finally, the ECL SRAM is allocated address locations 44k to 48k. Address decoding is 
accomplished using the other output of the 1-to-2 decoder described in the GaAs SRAM section. 
This enable line is not connected to the '422E, but tied to the OE pins on all three 100328s. When 
the address decoders select the ECL SRAM, they enable the logic converters to allow transactions 
to the ECL chip to occur. When not selected, the TTL side of the three l00328s are in the high 
impedance state, effectively isolating the '422T. 
D. EXPERIMENTAL GALLIUM-ARSENIDE IC 
The operation of this chip has been described previously. However, considerable logic is 
required to implement its operation. Figure 9 logically depicts this part of the daughterboard. 
Operation of the circuit is describe in the following subsections. 
1. Address Decoding 
The Experimental GaAs chip ('XGaAs) is allocated address space 48k to 56k. This 
address space is used to provide four enable lines for three HCST541 MS (' 541) tri-state buffers 
and one HCS573MS ('573) latch. Address lines A12 and All input to a two-to-four decoder 
which is created from four AND gates and two inverters. These outputs are each input into a 
NAND gate with the Y6* output of the' 138 decoder. The' 138 output acts a master enable signal. 
The net effect is that four active-low enable signals are created, INPUT_ EN*, SEU _EN*, 
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2. Control Inputs 
The 'XGaAs has seven inputs to control chip operation. To manipulate these control lines, 
the outputs of a '573 latch is utilized. The inputs to the latch are connected to address lines A6 .. 0. 
The INPUT_EN* is connected to the chip-select pin, OE* ofthe '573. The '8051 ALE* signal is 
attached to the LE*. Recall that when ALE* goes low, the inputs are latched on the output side of 
the '5 73. Therefore, when the latch is selected via address decoding of address lines A 15 .. 11, 
variations of A6 .. 0 may be used to provide up to 27 separate input signals to the 'XGaAs. 
3. Reading Counter Outputs 
Recall the 'XGaAs has two counter outputs, LFSR7 .. 0 and SR7 .. 0. These outputs are not 
tri-stated. In order to connect them to the daughterboard data bus for reading, the '541 tri-state 
buffers must be utilized to isolate these signals when not selected for reading. The inputs of two of 
the buffers are connected to the two counter outputs. The LFSR_EN* enable signal is connected 
to the output select pins, OEl..O, of the '541 which is connected to the inputs LFSR7 .. 0. The 
SR_EN* signal is connected the tri-state buffer that is connected SR7 .. 0. Thus, the proper address 
decoding to activate either of the enable inputs will select the corresponding counter to be read. 
4. Responding To Interrupts 
Recall that the 'XGaAs has three active-high interrupt signals. Unfortunately, the '8051 
only has one remaining external interrupt. In order to accommodate this problem, the three 
interrupt signals form the 'XGaAs are routed to the inputs of a three input NOR gate. The output 
of this gate is connected to the remaining external interrupt pin on the microcontroller, INTI*. 
Each of the three signals are also routed on the low three bits of the data bus via another '541 
buffer. The SEU_EN* signal is connected to the OEl..O* pins of the tri-state buffer. Therefore, if 
one or more of the three interrupt signals goes active, this will produce a logic zero on the NOR 
gate, subsequently sending an interrupt to the microcontroller. An interrupt handling subroutine 
may be written to perform a read to the '541 buffer if an interrupt is detected. The read bits could 
then be tested to determine which of the three interrupt conditions was activated. The interrupt 
handling subroutine could then take appropriate action. 
5. Power Supply 
The 'XGaAs presents a unique problem in that it requires a negative two volt power 
supply. This is the only instance on the entire daughterboard where the required power supply is 
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not provided by the EPC. The two resistors, one capacitor, and one zener diode depicted in Figure 
9 forms a voltage regulator circuit that produces the required -2 volts. The circuit uses the -5.2 
available voltage supply. A 5 kn resistor and a 2 V zener diode are connected in series to ground. 
The diode serves to stabilize the voltage if fluctuations in the current drawn occur. The voltage 
between the resistor and the diode is at the required -2 V. A lOOOJ.I.F capacitor is connected in 
parallel to ground to filter off any AC noise. Finally, a 2 kn resistor is added to complete the 
circuit. The four pins depicted on the bottom of the 'XGaAs chip in Figure 9 are four pins that 
require the -2 V power supply. Thus, at the point shown in the diagram, a stable -2 V source is 
available for the 'XGaAs IC. 
E. PROGRAMMABLE ARRAY LOGIC 
The previous sections each had basic logic gates decoding address space, inverting 
signals, etc. These gates were shown in each section in order to make each section more 
understandable. The finished daughterboard design actually implements all of these gates in a 
single UT22VP 10 PAL. Figure 10 on the next page shows the PAL with its input and outputs 
labeled with the assigned signals. The various logic gate structures utilized in the design are shown 
for reference. 
F. COMPLETE DAUGHTERBOARD DESIGN 
The complete logical design for the MPTB motherboard is a compilation of all the 
previous sections. Figure 11 on page 37 shows the entire design. Each of the previous sections 
previously discussed is incorporated. Within each design subsection, placement of components 
relative to one another is the same as in Figure 11. However, note that all logic gates have been 
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VI. CADENCE BOARD DESIGN TOOLS 
A. OVERVIEW 
The Cadence Board Design Tools are a subset of CAD tools of the greater Cadence CAD 
tool set. Design begins concurrently in Rapid Part and Concept. Rapid Part is a component 
library development tool, Concept is a schematic capture tool. Once complete, the information is 
compiled into a net-list for input into Allegro. Allegro is a CAD tool for designing a printed circuit 
board, including wiring and component layout. Output from Allegro may be sent to a printed 
circuit board company for board fabrication 
The following sections contain a summary of the use of each CAD tool to give an idea of a 
beginning to end board design in Cadence. Also mentioned are some tips and tricks to help with 
the programs. 
B. RAPID PART 
The purpose of Rapid Part is to produce a symbol that reflects the correct pinout of a 
component one intends to use. If a component comes in several package types, Rapid Part can 
generate multiple versions of the same component, ie DIP, flatpack, quad-flatpack, etc. Another 
key piece of information inputted is the JEDEC type of each package. A JEDEC is the footprint a 
particular IC package makes on a printed circuit boards. It contains precise information on pin-
hole spacing and pin-hole size for the actual design of the board. Appendix B of the Allegro 
Library Development manual contains a listing of standard JEDECs . If the correct footprint is 
not available in the Allegro library, the user has the ability to make their own. 
C. CONCEPT 
Once a library of parts has been created in Rapid Part, or at least enough components have 
been created to get started, Concept is used to logically wire the components together. Before 
using the program, it is strongly recommended that the Concept Stopwatch Design Tutorial be 
completed in order to become familiar with Concept. This tutorial is an efficient method to learn 
the program. 
When initially setting up the program in GLOBAL SETUP, component libraries needed 
for the design must be entered. For basic logic design, the following libraries need to be included: 
LSTTL, ELEMENT, STANDARD, and any local libraries. LSTTL will give one a complete 
library oflogic gates with standard symbol shapes. The ELEMENT library contains basic discrete 
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components such as resistors and capacitors. If a pin needs to be tied high or low, the ELEMENT 
library contains VCC and GND. The STANDARD library contains the full set of MERGES and 
TAPS. Any local libraries will contain parts created in Rapid Part. 
An important issue not covered in the tutorial is the management of busses. It is 
recommended one thoroughly read the uses ofTAPS and MERGES in the Concept Schematic User 
Guide. A tap is used to split off a subset of lines from a larger bus. When the TAP is used, 
signals split off bear the same signal name and properties. For instance, if one has an eight-bit bus 
called DATA<7 .. 0>, using the command TAP 6 . .3 will tap into lines 6, 5, 4, 3. A wire connected 
to this tap will automatically inherit the signal name DATA<6 .. 3>. MERGES can also be used to 
divide buses. However, since the number of total lines coming in one end of a merge must equal 
the number lines of exiting, one of the outputs from the merge must be left dangling with the 
appropriate unused signals assigned to it. 
Concept deals with the connection of signal pins. A problem arises as power and ground 
pins are not usually shown. On a circuit board, it is a standard practice to wire a capacitor 
between the power and ground pins to filter off any AC noise generated from switching logic. But 
with no power and ground pins on the logic symbols, accomplishing this is confusing. The solution 
is to place a capacitor next to the logic component and connect the ends of the capacitor to VCC 
and GND symbols in the ELEMENT library as shown in Figure 12. This will allow connections 
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Figure 12: Placing Capacitors 
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between the capacitors to the power and ground pins on each component in Allegro. Not taking 
this step will cause Allegro to mark a design error. 
D. VALID COMPILER AND PACKAGER XL 
Once a logical design is complete, one needs to run the design through Valid Compiler and 
Valid Packager to format the design to import into Allegro. Valid Compiler produces a net-list. 
This is simply a file that lists every electrical connection between all components. Packager XL is 
a program that combines gates of the same type into one IC. For instance, when AND gates are 
placed on a design, they are placed individually. Most AND gate components usually incorporate 
several gates in one IC package. Thus, if a design has 32 OR gates, twenty-five inverters, and 37 
AND gates, Packager XL will group the gates in "real-world" components which have 4, 6, 8, ... 
components per IC. 
E. ALLEGRO 
1. Library Development 
More time is usually spent in Cadence creating and modifying libraries than anything else. 
Recall that in Rapid Part a JEDEC type or physical footprint was specified. At this point any 
JEDEC types not in the Allegro library must be created. JEDECs are defined by corresponding 
symbols in order to use them in Allegro. A symbol consists of two elements, padstacks, and 
drawings. For printed circuit boards, component pins are mounted in holes or on pads. A printed 
circuit board typically consists of 4 to 7 layers. A padstack simply defines how a hole or pad 
interacts with each individual layer. The "drawing" is simply a physical representation of the 
device. The drawing, with one or more padstacks, is combined to form a symbol. 
2. Prepare Design 
The first part of preparing a design for a printed circuit board is to define the boards 
outline. Once this is drawn, the cross section of the board is defined. For example, a four layer 
board would be defined such that wires could be routed on the top and bottom layer. The middle 
two layers are usually thin planes of copper connected to V cc and GND. Once this is complete, 
CONSTRAINTS are defined. CONSTRAINTS are definitions of wire width, minimum spacing 
between components, spacing between wires and spacing between wires and component pins. The 
last steps are to add the Component and Route KEEPINS. KEEPINS are boundaries defined for 
the placement of components and wires. When components are mounted on a board, a minimum 
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distance from the board edge to place the components must be defined The same must be defined 
for wires. KEEPINS simply define these boundaries to keep components and wires from getting 
closer to the edge of the board than desired. 
3. Placing Components 
At this point, the design has the board defined. Components are ready to be placed. 
Placing components is application of common sense. The ultimate goal is to place the components 
to minimize the amount of wiring needed. For the daughterboard design, the following placement 
decisions were completed. 
• The microcontroller was placed next to the designated address and data pins 
on the ELCO connector. 
• The '573 latch and' 138 decoder were placed next to the microcontroller since 
all memory transactions utilize these components. 
• The two Harris SRAMs and PROMs were placed together due to similar 
pinouts allowed efficient busses to be wired. 
• The test memories and the 'XGaAs IC were placed adjacent to one another. 
• The 100328 logic converters were placed next to the ECL SRAM. 
• Capacitors, resistors, and other discrete elements were placed next to the pins 
of components they were connected to. 
• The 'XGaAs IC was placed near the edge of the board to aid in mounting. 
Figure 13 on the next page shows the final placement of the daughterboard components. 
4. Routing 
Routing wires is the most dynamic and time consuming design process. The Automatic 
Router is recommended to begin routing with. The highest success rate occurs when the autorouter 
is started before a single wire is manually placed. The autorouter wires in a "Manhattan" style. 
For instance, if the printed circuit board has two board layers to make connections on, the router 
connects all the horizontal lines on one layer and the vertical wires on the other layer. Interactive 
routing method may be used to finish the routing, and/or clean up the design. Once the wires are 
complete, power and ground planes are defined in the internal layers of the board. A function 
called auto-voiding automatically creates holes in the planes for pins not directly connected to 
either plane. Auto-voiding will also connect Vee, VEE, and GND pins of each component to the 
42 
appropriate plane. Figure 14 on page 44 shows the routing on both sides of the circuit board. 
Figures 15 and 16 on pages 45 and 46 show routing on the top and bottom layers, respectively. 
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Figure 14: Top And Bottom Routing On Daughterboard 
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Figure 16: Bottom Layer Routing 
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5. Creating Output 
At this point, the design is ready to create the NCDRILL and NCROUTE files. These text 
files contain coordinates for all holes to be drilled and information on cutting out the circuit board 
shape. A copy of the output files for the daughterboard design is included in Appendix B. With 
this information, a printed circuit board fabricator has the necessary information to build the board 




A. DESIGN CONCLUSIONS 
The daughterboard design will provide an excellent method for gauging orbital radiation 
effects. The radiation hardened components will provide a stable mechanism to evaluate the 
'XGaAs IC and three different logic families of SRAM. During the design process, the Cadence 
Design Software proved to be an effective tool on developing the circuit board design. Cadence 
provides useful tools for all aspects of the design process, from library development to physical 
layout. Because of the flexibility of Cadence, future modifications to the design could incorporate 
a 32 bit microcontroller, a faster bus speed, larger memories, and follow-on versions of the 
'XGaAs IC. 
B. BOARD FABRICATION 
Many PCB fabricators should be able to utilize the Cadence output files to create the PCB. 
One nearby fabricator who has worked with NPS is West Coast Circuits in Watsonville, CA (408) 
728-4271. 
C. COMPONENT COST 
Table 4 below summarizes the cost of the individual components. 
Component Cost($) Distributor Phone 
UT69RH051 2500 UTMC (805) 445-6665 
UT22VP10 1800 UTMC (805) 445-6665 
HS-6664RH 2000 Ewing Foley (408) 342-1220 
HS-65647RH 1590 Ewing Foley (408) 342-1220 
HS-82C85RH 1350 Ewing Foley (408) 342-1220 
HCS138MS 209 Ewing Foley ( 408) 342-1220 
HCS573MS 215 Ewing Foley (408) 342-1220 
HCTS541MS 215 Ewing Foley (408) 342-1220 
VS12G422T n/a n/a n/a 
IDT6168 15 IDT (408) 943-9270 
F10422 22 Future Electronics ( 408) 433-0822 
100328 250 Future Electronics (408) 433-0822 
Table 4: Component Cost 
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D. PROGRAMMING & TESTING 
Software for the daughterboard will have to be developed from the MCS51 programming 
language. Extensive documentation is available in the Intel Microcontroller Handbook. Once the 
software is written, it will need to be "burned" into the HS-6664RH PROMs. A possible 
consideration to troubleshoot the daughterboard would be to design a circuit board to mimic the 
daughterboard panel controller. Access to the daughterboard is available via the ELCO 
connector. The female opposite of the connector could be connected to the HP 64000 analyzer 
units to simulate the EPC. 
When the UT22VP 10 is purchased, the IC will need to be burned-in. Figure 11 depicts a 
summary of the logic. Sum-of-products equations can be easily generated for this device. For 
instance, the AND function combining the PSEN* and RD* signals of the '8051 microcontroller 
would be defined as follows: 
1107=14 * 15 Equation 7.1 
1/07 corresponds to output pin 7 on the UT22VP10, 14 and 15 correspond to input pins 4 and 5. 
By connecting 14 and 15 to PSEN* and RD*, respectively, the output of 1/07 will be the desired 
product of the two input signals. 
Radiation hardened components are expensive and generally require several months to 
order from the manufacturer. However, for the purposes of testing the design, it would be 
beneficial to construct a second daughterboard with commercial components, that is non-radiation 
hardened components. These components are widely available, are logically equivalent and have 
the same pin-out as their radiation hardened counterparts, and cost less than a few dollars each. 
Building a second board would also provide the Experimental GaAs IC 
E. SUMMARY 
The daughterboard design is a remarkable testament to demonstrating the skills one has 
acquired in graduate education. This design project completes several months of component 
familiarization and evaluation, CAD tool familiarization, and application of electrical engineering 
theory. At this point, the daughterboard is ready to be fabricated and components may be ordered. 
Possible changes to the Experimental GaAs IC, which is still in the design phase, may necessitate 
minor changes to the daughterboard design. 
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APPENDIX A. MPTB INTERFACE CONTROL DOCUMENT 
The following pages contain the MPTB Interface Control Document, Revision D Draft, 













DECEMBER 8, 1995 
1.0 SCOPE 
1.1 SCOPE 
Tills Interface Control Document (ICD) defmes and controls the design at the interface 
between daughterboard and motherboard on each Experiment Panel of the Microelectronics 
and Photonics Test Bed (MPTB). This ICD is intended to ensure compatibility between 
daughterboard and motherboard by documenting form, fit, and functional interface 
agreements required to satisfy design, test, and integration. 
1.2 MPTB MISSION DEFINITION 
The Microelectronics and Photonics Test Bed (MPTB) is a satellite payload that will be 
used to measure the effects of space radiation on microelectronic and photonic devices and 
subsystems. Functional electronics changes caused by ionizing particles and total-dose 
radiation will be measured in a controlled experiment, with device data telemetered to the 
ground. The following effects will be measured: single event upsets, single event latchup, 
bit error rate effects, timing degradation, threshold voltage shiits, leakage current increases, 
and functional failure. 
1.3 INIERFACE ITEM DESCRIPTION 
1.3.1 MPTB Experiment Description. MPTB consists of a redundant Core Electronics 
Unit (CEU), and three experiment panels, each up to eight daughterboard slots. A block 
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Figure 1 - MPTB Block Diagram 
1.3.2 Experiment Panel Description. An experiment panel consists of an 80C51 
microcontroller, analog measurement tools, power supplies, and up to eight 
daughterboards as shown in Figure 2. 
1.3.3 Daughterboards. A daughterboard contains an individual microelectronics of 
photonics experiment along with the circuitry necessary to interface with the experiment 
panel motherboard interface. 
, 
Figure 2 - Experiment Panel Block Diagram 
., 
2.0 APPLICABLE DOCUMENTS 
The following documents of the issue specified contribute to the definition of the 
experiment /space interface and form a part of this document to the extent specified herein. 
Where requirements of the referenced documents differ from those requirements stated 
herein, the requirements specified herein have precedence. 







15 Oct 87 
Mll..-S1D-1540B 
Electromagnetic Emission and 
Susceptibility Requirements for the 
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Requirements for Space Systems 
2.2 NON-GOVERNMENT DOCUMENTS 
INIEL 270646 Embedded Microcontrollers 
3.0 DAUGHTE'RBOARD REQUIREMENTS 
3.1 STRUCfURAL AND MECHANICAL REQUIREMENTS 
3.1.1 Board Configuration and Envelope 
3.1.1.1 Single Slot Board Configuration and Envelope The configuration and envelope of 
a single slot double-sided daughterboard is shown in Figure 3. 
3.1.1.2 Double Slot Board Configuration and Envelope The configuration and envelope of 
a double slot double-sided daughterboard is shown in Figure 4. 
3.1.3 Mass Properties 
3.1.3 Single Board Configuration Mass Properties The total weight of a single slot MPTB 
daughterboard shall not exceed 0.5 pounds (227 grams). This weight includes the VME 
connector, mounting screws, and any stiffeners that are required. 
3.1.3 Double Board Configuration Mass Properties The total weight of a double slot 
MPTB daughterboard shall not exceed 1 pound (454 grams). This weight includes the 
VME connectors, mounting screws, and any stiffeners that are required. 
3.1.4 Connector Physical The daughterboard/motherboard interface requires 3-row, 96 
pin inverted male DIN connectors (#ELCO 10-8477-096-002-904, military part number 
M55302/157-02) for the daughterboard, and 3-row, 96 pin, straight-thru, female DIN 
connectors(#ELCO 20-8457-096-002-908, military part number M55302/132-0l). A 
mechanical drawing of the connector is on the following page. 
3 .1.5 Materials Selection All materials exposed to the environment shall meet NASA 
Specification SP-R-0022 with less than 1.0% TML and less than 0.1% CVCM. 
3.2 ELECfRICAL INTERFACE 
3.2.1 Voltages. Each daughterboard will be provided switched +5V, -5.2V, and +/-15V. 
All voltages are +/- 5%. The output ripple in a 2 Mhz bandwidth at full load for each of the 
power supplies is shown in the table below. 





3.2.2.1 GND. This is signal ground, which is the return for the +5V and the -5.2V 
supplies. 
• 3.2.2.2 ANA RTN. This is return for the +/-15V supplies. 
3.3.2.3 Ground Isolation. ANA_RTN must be isolated by at least 100 KOhms from 
GND. Additionally, both ANA_RTN and GDN must be isolated by atleast 1 MOhm from 
the chassis ground (tie in points on board, thermal conductance strip, and keep out area 
around board will be tied to chassis ground.). 
3.2.2 Power. 
3.2.2.1 Single Board Configuration Power. The maximum power used by any single slot 
daughterboard shall not exceed 10 Watts. The orbital average power for each 
daughterboard will be approximately 2 Watts. 
3.2.2.2 Double Board Configuration Power. The maximum power used by any double 
slot daughterboard shall not exceed 20 Watts. The orbital average power for each double 
slot daughterboard will be approximately 4 Watts. 
3.2.3 Low Power Qption. 
3.2.3 Single Board Configuration Low Power Option. If a single slot daughterboard is to 
be biased at all times (for a total dose experiment), the daughterboard shall have a low 
power mode that shall not exceed 0.5 Watts. 
3.2.3 Double Board Configuration Low Power Option. If a double slot daughterboard is 
to be biased at all times (for a total dose experiment), the daughterboard shall have a low 
power mode that shall not exceed 1 Watt 
3.2.4 Connector Pin-out. 
3.2.4.1 Single Slot Connector Pin-out. Sinlge slot daughterboard pin assignments are 
shown on the following page. The pin locations are referenced to the daughterboard · 
connector. 
r------------------------------------------
Pin Row A RowB Rowe 
1 ADDRO ADDR7 DATAO 
2 ADDRl ADDR8 DATAl 
3 ADDR2 ADDR9 DATA2 
4 ADDR3 ADDRlO DATA3 
5 ADDR4 RD* DATA4 
6 ADDR5 WR* DATA5 
7 ADDR6 INT* DATA6 
8 BD SEL* INT* RESET* DATA? 
9 unassigned RESET* unassigned 
10 GND GND GND 
11 GND GND GND 
12 +5V +5V +5V 
13 +5V +~V +5V 
14 +5V +5V +5V 
15 GND GND GND 
16 GND GND GND 
17 -5.2V -5.2V -5.2V 
18 -5.2V -5.2V -5.2V 
19 -5.2V -5.2V -5.2V 
20 GND GND GND 
21 GND GND GND 
22 +15V +15V +15V 
23 -15V -15V -15V 
24 ANA R1N ANA RTN ANA_RTN 
25 ANA R1N ANA RTN DIA REF RTN 
26 ANAL001 ANA RTN SENSE DIA V 
27 ANAL002 ANAL007 ANAL0012 
28 ANAL003 ANAL008 ANAL0013 
29 ANAL004 ANAL009 ANAL0014 
30 ANAL005 ANAL0010 Dosimeter G 
31 ANAL006 ANAL0011 DosimeterS 
32 Temp_ sense High Temp_ sense Rtn Dosimeter D 
3.2.4.2 Double Slot Connector Pin-out. A double slot daughterboard will contain two 
independent single slot connectors. 
3.2.5 Digital Interface. 
3.2.5.1 Single Slot Digital Interface and Schematic. The digital interface between the 
motherboard and a single slot daughterboard will use Harris HCS245 transceivers. This 
interface circuitry resides on the motherboard. A schematic is shown in Figure 5. The 
signals on the left side of the schematic come from the controller .. The signals on the right 
side of the schematic are connected to the 96 pin DIN connector for the daughterboard. 
Note that the signals on the right side of the schematic are tri-stated unless that 
daughterboard is selected. 
3.2.5.2 Double Slot Digital Interface. The digital interface between the motherboard and a 
dougle slot daughterboards will consist of two independent single slot digital interface 
circuits shown in Figure 5. 
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Figure 5 - Interface Circuitry 
3.2. 7 Analog Measurement Interface. 
Sl8HAL8 TO THE OAU&HTERBOARD 
3.2.7 .1 Single Slot Analog Measurement Interface. The analog interface will consist of 14 
analog lines and one analog return line (ANA_R1N_SENSE). The voltage measurement 
range will be between -4 and 6.24 VoltS, differentially measured between ANALOGn (n is 
from 1 to 14) and ANA_R1N_SENSE. The measurement resolution is 2.5 mV. 
3.2.7 .2 Analog·Measurement Interface. The analog interface will consist of 28 analog 
lines and two analog return lines. The voltage measurement range will be between -4 and 
6.24 Volts. The measurement res.oblt .... ~ 2.5 mV. 
3.2.7.3 Current Sensing Circuitry. The recommended current sensing circuitry is shown 


















,..--...1------- To Power Supply 
R1 = R4and R2 = R3, 
Vout = ((Ra + R4)/Ra)(Vin+ - Vin-> 
Figure 6 - Current Sensing Circuitry 
3.2.7.4 Temperature Sensing Circuitry. The temperature sensing circruitry is shown in 
Figure 7. The AD590 will be provided by NRL. The AD590 is in a 2-pin flatpack package 
shown on the following page. 
To 
Temp_Sense_High, 
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Figure 7 - Temperature Sensing Circuitry 
3.2.7.5 Dosimeter Circuit. The dosimeter circuit is shown in Figure 8. The dosimeter 
will be provided by NRL. The dosimeter is in an 8-pin T0-5 (T0-99) package. The 
mechanical drawing is on the page following the 2-pin flatpack. 
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Figure 8 - Dosimeter Circuitry 




3.2.8.1 Single Slot Digital to Analog Interface. A single slot daughterboard will11ave a 
single digital to analog interface with a voltage range between -4 and 6.24 volts referenced 
differentially between signals D/A_ V (pin C26) andD/A_REF _RTN (C25). 
Daughterboards using these signals shall provide a minimum of 1 Megaohm input 
impedance on each signal. The voltage is from a 12-bit D/A converter, the Analog Devices 
AD565A ID. The voltage resolution is 2.5 mV. · 
3.2.8.2 Double Slot Digital to Analog Interface. A double slot daughterboard will have 
two independent digital to analog interfaces as described in 3.2.8.1. These two interfaces 
are independently switched; when one is on, the other will be off. They can both be off at 
the same time though. · 
3.2.9 Electromagnetic Compatibility. The daughterboard shall pass the CE01 and CE03 
tests with connected to a Line Impedance and Source Network that simulates the 
Experiment Panel's power outputs. The test levels shall follow CEOl and CE03, except 
the initial value is based on -40dB of the maximum normal operating load current The 
MPTB experiment must meet the EMI requirements set in Figures 9 and 10. The MPTB 
designers will work with the individual experimenter designers to insure compatibility at 

















0.01 O.t 10 100 1000 tOOOO 100000 
Fr~uency (kHz) 





-~- I v 
1--t-






100000 0.01 0.1· 10 100 1000 10000 
Frequ.,ncy (MHz) 
Figure 10 - Narr~nd Radiated Emissions Limit 
3.3 SIGNAL INTERFACE 
This section defines signal interfaces between the 8051 microcontroller on the experiment 
panel and the daughterboards. 
3.3.1 RD*. An 8051 external data read cycle. The 8051 is running at 12 Mhz. Read 
cycle timing is shown in Figure 11. 
3.3.2 WR* An 8051 external data write cycle. The 8051 is running at 12 Mhz. Write 
cycle timing is shown in Figure 12. 
3.3.3 INT*. The daughterboard can pull this line low interrupt the processor. This tells 
the processor that the daughterboard has data to pass on. The daughterboard shall not 
modify this data until this line is reset. 
3.3.4 INT* RESET*. This signal is driven low by the processor to reset a 
daughterboard's INT* line. This Will be done after the processor has read all the necessary 
information from the daughterboard. The INT* _RESET* line \vill remain low until the 
daughterboard's INT* returns to a high logic level. · 
3.3.5 BDSEL*. This signal is driven low when the particular daughterboard is selected. 
After the falling edge, the daughterboard will have no more than 657 nanoseconds before it 
must give the panel controller full control of any shared memory. When BDSEL* returns 
high, the daughterboard may resume control of any shared memory. 
3.3.6 RESET*. This signal is driven low to reset the daughterboards. 
3.4 SOF!WARE INTERFACE 
3.4.1 Overview The Digital Interface between the Experiment Panel Controller (EPP) and 
the various experiments (DUTs) is done completely in a 2k section of the EPP's data 
memory. (One 2k section of EPP memory for each DUT) The EPP will need to send 
commands and collect error messages from the DUTs. This section discusses the way this 
digital information is passed between the EPP and the DUTs. There are additional 
resources, that are not discussed in this section of the document, for the exchange of analog 
data between the EPP and the DUTs . MPTB also has a goal of DUT modularity, that is if 
a particular DUT is unavailable or a more important DUT is found the new board can be 
plugged right in to the old slot with little impact To achieve this goal Flight Software will 
be supporting two standard interfaces. -
3.4.2. T)!pe I Interface: Fixed. Simple Interface This interface type is designed for 
experiments that require very basic start/stop commands and/or will generate the same error 
message every time. Both the command and the telemetry Type I interfaces will have fixed 
locations for all input and output Due to its generality, there may be bytes that are not used 
by a particular experiment Each experiment will have the option of using either the Type I 
command interface or the Type I telemetry interface or both interfaces. 
3.4.2.1 Type I Command Interface The Command Interface for Type I DUTs will start at 
location OxOOO of:the 2k memory mapped interface. The interface will be the same for all 
Type I DUTs. Figure 13 shows the command interface. The Command Byte of the 
interface is used to both indicate that a command is present and what that command is. All 
other command data are written prior to writing the command byte. 
BD_SEL' ---11 ~ 






I I VALID ADDRESS ¥ New Address 
~;::: I ... ! II' .. 400 mjn 
I 243 to 343 I .ijold Time c 0 ~'"'n .. I p 
I I 










I lvALIDADDRESS -¥ NewAddress 











"------f I VALID DATA I 1~-------
~ 33-,.. Set~ nme I I 
I I 
I 



















MSB of Start Addr 
Start Addr 
Start Addr 
LSB of Start Addr 
MSB of Stop Addr 
Stop Addr 
Stop Addr 
LSB of Stop Addr 
M'sB of Pattern Data 
Pattern Data 
Pattern Data 
LSB of Pattern Data 
MSB of Refresh Rate 
LSB of Refresh Rate 
RESERVED ... 
Figure 13: Type I Command Interface 
A command of zero (OxOO) will be used to stop the current experiment during execution. 
Typically a memory experiment would need a start address (up to 32 bits) and a stop 
address (up to 32 bits) over which the particular test will run. It would also need the data 
pattern (up to 32 bits) to write for this test For those experiments requiring a refresh rate a 
16 bit location is available. The locations for each data item will be the same for AlL users 
of this interface. If an experiment needs less than 32 bits of addressing, it will still find the 
start address at OxOOl and the stop address at Ox005. This interface is primarily for 
memory experiments although any experiment desiring a simple interface may use the data 
in the above locations in any way suitable to the experiment 
3.4.2.2 Type I Telemetry Interface The Telemetry Interface for Type I DUTs will start at 
location Ox 110 of the 2k memory mapped interface. The interface will be the same for all 
Type I DUTs. Figure 14 shows the Telemetry interface. All bytes, including the counter 
bytes, are collected whenever the DUT asserts the interrupt line. The counter bytes are 
intended to be used in a solar flare scenario. In such a situation, the experiment would just 
scan its DUT and rather than report details on each error, it would just count all errors and 
periodically assert the interrupt line. In all modes the experiment would stop once it asserts 
the interrupt line and resume only after the EPP collects its data and clears the interrupt. 
The interrupt line, when asserted by a DUT, triggers a time stamp that is stored with the 
data the EPP collects from the DUTs. The labels in Fig. 14 were assigned with a memory 
experiment in mind, as long as a DUT ALWAYS uses the same location for a specific item 
any data may be put in any location with the exception of the counter bytes that must be 
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Figure 14: Type I Telemetry Interface 
3.4.3 Type II Interface: Variable. Packet Oriented Interface This interface type is 
designed for experiments that require more complex commands and/or will generate more 
complex or variable error messages. Both the command and the telemetry Type II interface 
will have variable length areru; for all input and output The EPP, for commanding, and the 
DUT, for telemetry messages, will be responsible for using a byte count to give the length 
of the command/telemetry message. Each experiment will have the option of using either 
the Type II command interfa~ or the Type II telemetry interface or both interfaces. 
3.4.3.1 Type II Command Interface The Command Interface for Type II DUTs will start 
at OxOOO of the 2k memory mapped interface. The EPP and the DUT must use the 
software semaphore (location OxOOO) to synchronize the passing of data. IMMEDIATELY 
upon startup the DUT MUST give the semaphore. (write OxC3 to location OxOOOO) The 
EPP will write the new command data, including the byte count, then set the semaphore to 
indicate a new command is ready. (write Ox3C to location OxOOOO) Upon detecting the 
semaphore set for a new command, the DUT reads the byte count, followed by reading the 
command data. After it has collected the current command, the DUT sets the semapho~ to 
indicate it has read the command. (write OxC3 to location OxOOOO) As indicated in Fig.l5, 
any command may contain up to 255 bytes of actual data. 
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Figure 15: Type II Command Interface 
ill 
3.4.3.2 TY1'e II Telemetry Interface The Telemetry Interface for Type II DUTs will start at 
location Ox 110 of the 2k memory mapped interface. The communication synchronization 
will be accomplished by the interrupt line. When the DUT has data for the EPP to collect, 
it will assert the interrupt line. The EPP will then collect the data stored in the DUTs 
telemetry are~ No additional data may be written by the DUT until the EPP clears the 
interrupt indicating it has read all the data. Due to downlink formatting the TI.M data will 
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Figure 16: Type II Telemetry Interface 
3.5.1 Heat Dissipation. The daughterboard shall have the ability to dissipate enough heat 
such that, at maximum power, the temperature does no.t exceed the maximum operating 
junction temperature. 
3.5.2 Ooerating temperature range. The operating temperature range is -10C to +50C. 
3.5.3 Survival temperature range. The survival temperature range is -40C to +60C. 
3.6 FLIGHT ENVIRONMENT 
The following paramet~rs represent the induced flight environments to which the 
interfacing experiment is exposed during ascent and earth orbit The experiment is 
expected to survive and/or operate when exposed to any feasible combination of those 
parameters encoun~ered from ascent through mission operation. 
3.6.1 Acoustic. Maximum expected flight acoustic environment at the MPTB interface 
with the host vehicle is shown in Figure 17. 
1/3 Octave Band Sound Pressure 





























Figure 17 - Acoustic Environment 
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3.6.2 Vibration. Maximum predicted launch vibration levels for the at the MPTB interface 
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Figure 18 - Maximum Expected Laun~h Vibration Le1els 
3.6.3. Shock. The predicted pryro-shock levels at the MPTB interface with the host 
vehicle are shown in Figure 19. 
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Figure 19 - Maximum Expected Pyro-shock Levels 
5.0 TEST 
The MJ.YfB daughterboard will undergo environmental and functional testing at NRL after 
integration into the experiment panels. 
5.1 PRE-INTEGRATION TESTS 
5.1.1 Visual Inspection. Each flight daughterboard will be visually inspected for flight 
worthiness. 
5.1.2 Physical Properties Inspected. Each flight daughterboard will be measured and 
weighed to insure that it falls within the defined envelope and weight 
5.1.2 Interface verification Test. Each daughterboard will be inserted into a test 
experiment panel motherboard to test out its interfaces. 
5.1.2.1 Digital Interface Test The waveforms described in Section 3.3 will be tested. 
Data set up and hold times will be measured. 
5.2 POST-INTEGRATIONTESTS 
5.2.1 Tests Performed at NRL. 
5.2.1.1 Test Performed on the Engineering Model - Oual Level Test 
1. Random :vibration at flight level +6dB, 3 axes for 3 minutes each 
2. Acoustic at flight level +6dB for 2 minutes 
3. Flight shock level, 3 axes, 3 shocks each 
4. Thermal Cycle: -20C to +60C, 9 cycles 
5. EMI testing 
5.2.1.2 Test Performed on the Flight Unit 
1. Random vibration at flight level, 3 axes for 1 minute each 
2. Acoustic at flight level for 1 minute 
3. Flight shock level, 3 axes, 1 shock each 
4. Thermal Cycle: -lOC to +50C, 9 cycles at box level 
5. Thermal Vacuum: -lOC to +50C, 3 cycles at system level 
6. EMI testing 
6.0 ACCEPTANCE CRITERIA 
To be accepted as a candidate flight board for the USA experiment, a daughterboard must 
meet the following criteria: 
1. NRL review during PDR and CDR. 
2. Delivery of engineering model prior to qualification testing. 
3. Delivery of flight daughterboard before final integration and test 
4. Satisfactorily complete pre-integration testing. 
5. Satisfactorily complete environmental testing. 
6.1 Deliverables 
1. Engineering Model. 
2. Flight daughterboard. 
3. Full board schematic. 
4. List of discrete analog input and outputs. 
5. Command and digital ~1;1 interface description. 
5. Documentation describing board functions. 
APPENDIX - SUGGESTED INTERFACE DEVELOPMENT TOOLS 
The flight software on MPTB will be developed using Nohau's Emu/51-PC emulation 
hardware, Chip Tools's Simulator and Debugger, and Franklin Software's C51 compiler 
and A51 assembler. The processor is an 8051FC running at 12 Mhz. These tools will be 
hosted on a PC running DOS and Windows 3.1. The ONLY interface to the 
daughterboards from the EPP is through the memory mapped interface. Data into and out 
of the daughterboards will be done as described in Section 3.4 of this document 
Replication of the circuitry in Figure 5 would be desirable to emulate the hardware--. 
interface. The BD _SEL * line can be generated by decoding the upper 5 bits of the 8051 
address bus to memory map the daughterboard's 2K memory location into the upper 16K 
locations in the 8051 's memory map. 
APPENDIX B. NCDRILL AND NCROUTE FILES 
The outputs below are a print out of the NCDRILL and NCROUTE tape files. 




;FILE ncdrill1 for layers TOP and BOTTOM 
;Holesize 1. 26.000000 PLATED MILS 
;Holesize 2. 28.000000 PLATED MILS 
;Holesize 3. 36.000000 PLATED MILS 
;Holesize 4. 39.000000 PLATED MILS 
;Holesize 5. 44.000000 PLATED MILS 
;Holesize 6. 45.000000 PLATED MILS 
;Holesize 7. 110.000000 PLATED MILS 
;Holesize 8. 120.000000 PLATED MILS 
;Holesize 9. 140.000000 PLATED MILS 














































































































































































































































































































































B. NCROUTE FILE 
;EXTENTS: -1.000 -1.000 10.000 7.500 
;LEADER: 12 
;HEADER: none 
;CODE : ASCII 
;FILE : brd23 for board 




















APPENDIX C. DATASHEETS 
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Military Standard Products 
UT69RH051 MicroController 
Product Brief 
I! UNITED TECHNOLOGIES MICROELECTRONICS CENTER 
FEATURES 
0 Three 16-bit timer/counters 
- High speed output 
Compare/capture 
• Pulse width modulator 
• Watchdog timer capabilities 
0 256 bytes of on-chip data RAM 
0 32 programmable 1/0 lines 
0 .7 inrenupt sources 
0 Programmable serial channel with: 
- Framing error derection 
- Automaric address recognition 
0 TI'L and CMOS compatible logic levels 
0 64K external data and program memory space 







0 Flexible clock operation 
- 1Hz to 20.MHz with exrernal clock 
• 2.MHz to 20MHz using internal oscillator with 
external crystal 
0 Radiation-hardened process and design: total dose 
irradiation testing MIL-STD-883 Method 1019 
- Total dose: l.OE6 rads(Si) 
- Single event upset: <25.6E-6 errors/device-day 
- Latchup immune 
0 Post-radiation AC/DC perfonnance characreristics 
guaranteed to MU.-STD-883 Method 1019 testing at 
l.OE6 rads (Si) 
0 Built on low-power, 1.2fL CMOS process 
0 Packaging options: 
• 40-pin DIP 
• 44-lead tlatpack 
PO.O • P0.7 P2.0. P2.7 
P3.0 • P3.7 
Figure 1. UT69RH051 MicroController Block Diagram 
:.:.:: ; 
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1.0 INTRODUCTION 
The UT69RH051 is a radiation-tolerant 8-bit 
microcontroller that is pin equivalent to the Intel8XC51FC 
microcontroller. The UT69RH051 's static design allows 
operation from 1Hz to 20MHz. This product brief will 
describe hardware and software interfaces to the 
UT69RH051. 
2.0 SIGNAL DESCRIPTION 
Von: +5V Supply voltage 
V ss: Circuit Ground 
Port 0 (PO.O- P0.7): Port 0 is an 8-bit port. Its pins are used 
as the low-order multiplexed address and data bus during 
accesses to external program and data memory. Port 0 pins 
use strong internal pullups when emitting 1 's, and are TTL 
compatible. 
Port 1 (Pl.O - P1.7): Port 1 is an 8-bit bidirectional JJO port 
with internal pullups. The output buffers can drive TTL 
loads. When the Port 1 pins have 1 's written to them, they 
are pulled high by the internal pullups and can be used as 
inputs in this state. As inputs, any pins that are externally 
pulled low will source current because of the pullups. In 
addition, Port 1 pins have the alternate uses shown in 
table 1. 
Port 2 (P2.0- P2.7): Port 2 is an 8-bit port. Its pins are used 
as the high-order address bus during accesses to external 
Program Memory and during accesses to external Data 
Memory that uses 16-bit addresses (i.e., MOVX@DPTR). It 
uses strong internal pull ups when emitting 1 's in this mode. 
During operations that do not require a 16-bit address, Port 
2 emits the contents of the P2 Special Function Registers 
(SFR). The pins have internal pullups and can drive TTL 
loads. 
Port 3 (p3.0- p3.7): Port3 is an 8-bit bidirectional JJO port 
with internal pull ups. The output buffers can drive TTL 
loads. When the Port 3 pins have 1 's written to them, they 
are pulled high by the internal pullups and can be used as 
inputs in this state. As inputs, any pins that are externally 
pulled low will source current because of the pullups. In 
addition, Port 3 pins have the alternate uses shown in 
table 2. 
2 
Table 1. Port 1 Alternate Functions 
Port Alternate Alternate Function 
Pin Name 
Pl.O T2 External clock input to Timer/ 
Counter 2 
Pl.l T2EX Timer/Counter 2 Capture/Reload 
. trigger and direction control 
Pl.2 ECI External count input to PCA 
Pl.3 CEXO External JJO for PCA capture/ 
compare Module 0 
P1.4 CEXl External I/O for PCA capture/ 
compare Module 1 
Pl.S CEX2 External I/O for PCA capture/ 
compare Module 2 
Pl.6 CEX3 External I/O for PCA capture/ 
compare Module 3 
Pl.7 CEX4 External I/O for PCA capture/ 
compare Module 4 
Table 2. Port 3 Alternate Functions 
Port Alternate Alternate Function 
Pin Name 
P3.0 RXD Serial port input 
P3.1 TXD Serial port output 
P3.2 i'N'fO External interrupt 0 
P3.3 INTI External interrupt 1 
P3.4 TO External clock input for Timer 0 
P3.5 Tl External clock input for Timer 1 
P3.6 WR External Data Memory write 
strobe 
P3.7 RD External Data Memory read 
strobe 
RST: Reset Input A high on this input for one oscillator 
period while the oscillator is running resets the device. All 
ports and SFRs reset to their default conditions. Internal 
data memory is undefined after reset. Program execution 
begins within 12 oscillator periods (one machine cycle) 
after the RST signal is brought low. RST contains an 
internal pulldown resistor to allow implementing power-up 
reset with only an external capacitor. 
' 
(_' 
ALE: Address Latch Enable. The ALE output is a pulse for 
latching the low byte of the address during accesses to 
external memory. In normal operation the ALE pulse is 
output every sixth oscillator cycle and may be used for 
external timing or clocking. However, during each access to 
external Data Memory (MOVX instruction), one ALE pulse 
is skipped. 
PSEN: Program Store Enable. This active low signal is the 
read strobe to the external program memory. PSEN is 
activated every sixth oscillator cycle except that two PSEN 
activations are skipped during external data memory 
accesses. 
EX: External Access Enable. This pin should be strapped to 
V ss (Ground) for the UT69RH051. 
XTAL1: Input to the inverting oscillator amplifier. 
XT AL2: Output from the inverting oscillator amplifier. 
(T2) P1.0 Voo 
(T2EX) P1.1 PO.O (ADO) 
(ECI) P1.2 P0.1 (AD1) 
(CEXO) P1.3 P0.2 (AD2) 
(CEX1) P1.4 P0.3 (AD3) 
(CEX2) P1.5 P0.4 (AD4) 
(CEX3) P1.6 PO.S (ADS) 
(CEX4) P1.7 P0.6 (AD6) 
RST P0.7 (AD7) 
(RXD) P3.0 EA 
(TXD) P3.1 ALE 
HWrV~ P3.2 ~ P3.3 P2.7 (A15) 
(TO) P3.4 P2.6 (A14) 
(T1) P3.5 P2.5 (A13) 
(WR) P3.6 P2.4 (A12) 
(Rr>) P3.7 P2.3 (A11) 
XTAL2 P2.2 (A10) 
XTAL1 P2.1 (A9) 
Vss P2.0 (AS) 
Figure 2. UT69RH051 Pin Connections 
2.1 Hardware/Software Interface 
2.1.1 Memory 
The UT69RH051 has a separate address space for Program 
and Data Memory. Internally the UT69RH051 contains 256 
by1es of Data Memory. It can address up to 64 Kbytes of 
external Data Memory and 64Kbytes of external Program 
Memory. 
2.1.1.1 ProgramMemory 
There is no internal program memory in the UT69RH051. 
All program memory is accessed as external through ports 
PO and P2. The EA pin must be tied to V ss (ground) to 
enable access to external locations ()()()(hr through 7FFFH. 
2.1.1.2 Data Memory 
The UT69RH05l implements 256 bytes of internal data 
RAM. The upper 128 by1es of this RAM occupy a parallel 
address space to the SFRs. The CPU determines if the 
internal access to an address above 7FH is to the upper 128 
by1es of RAM or to the SFR space by the addressing mode 
of the instruction. If direct addressing is used, the access is 
to the SFR space. If indirect addressing is used, the access is 
to the internal RAM. Stack operations are indirectly 
addressed so the upper portion of RAM can be used as stack 
space. Figure 3 shows the organization of the internal Data 
Memory. 
The first 32 bytes are reserved for four register banks of 
eight bytes each. The processor uses one of the four banks 
as its working registers depending on the RS 1 and RSO bits 
in the PSW SFR. At reset, bank 0 is selected. If four register 
banks are not required, use the unused banks as general 
purpose scratch pad memory. The next 16 by1es (128 bits) 
are individually bit addressable. The remaining bytes are 
by1e addressable and can be used as general purpose scratch 
pad memory. For addresses 0- 7FH. use either direct or 
indirect addressing. For addresses larger than 7FH. use only 
indirect addressing. 
In addition to the internal Data Memory, the processor can 
access 64 Kbytes of external Data Memory. The MOVX 
instruction accesses external Data Memory. 
2.1.2 Special Function Registers 
Table 3 contains the SFR memory map. Unoccupied 
addresses are not implemented on the device. Read accesses 
to these addresses will return unknown values and write 
accesses will have no effect. 
3 
I~ BBYTES ... , 
F8 FF 
FO F7 
INDIRECT • • 
ACCESS • • ONLY 
• • 
88 SF SCRATCH 







DIRECTOR 30 37 
INDIRECT 
ACCESS 28 2F BIT 
ADDRESSABLE 
20 27 SEGMENT 
18 1F 




Figure 3. Internal Data Memory Organization 
2.1.3 Reset 
The reset input is the RST pin. To reset, hold a the RST pin 
high for a minimum of 24 oscillator period while the 
oscillator is running. The CPU generates an internal reset 
from the external signal. The ports pins are driven to the 
reset state as soon as a valid high is detected on the RST 
pin. 
While RST is high, 15'S'EN, ALE, and the port pins are 
pulled weakly high. All SFRs are reset to their reset values 
as shown in table 3. The internal Data Memory content is 
indeterminate. 
4 
The processor will begin operation one machine cycle after 
the RST line is brought low. A memory access occurs 
immediately after the RST line is brought low, but the data 
is not brought into the processor. The memory access 
repeats on the next machine cycle and actual processing 
begins at that time. 
2.1.4 Instruction Set 
The instruction set for the UT69RH051 is compatible to the 
Intel MCS-51 instruction set used on the 8XC51FC. 
'8 
Table 3. SFR Memory Registers 
FS CH CCAPOH CCAPlH CCAP2H CCAP3H CCAP4H 
FF 




ES CL CCAPOL CCAPlL CCAP2L CCAP3L CCAP4L 
EF 




DS CCON CMOD CCAPMO CCAPM1 CCAPM2 CCAPM3 CCAPM4 
DF 




cs T2CON T2MOD RCAP2L RCAP2H TL2 TH2 
CF 
00000000 xxxxxxoo 00000000 00000000 0000)()0() 00000000 
co 
C7 





















ss TCON TMOD TLO TL1 THO THl 
SF 
00000000 00000000 00000000 00000000 00000000 00000000 
so PO SP DPL DPH 
PCON S7 
11111111 00000111 00000000 00000000 oo
xxooxx 
Notes: 
1. Values shown are the reset values of the registers. 
2. X = undefined 
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3.0 RADIATION HARDNESS 
The UT69RH051 incorporates special design and layout 
features which allow operation in high-level radiation 
environments. UTMC has developed special 
low-temperature processing techniques designed to 
enhance the total-dose radiation hardness of both the 
gate oxide and the field oxide while maintaining the 
RADIATION HARDNESS DESIGN SPECIFICATIONS 1 
PARAMETER 
circuit density and reliability. For transient radiation ( 
hardness and latch up immunity, UTMC builds all 
radiation-hardened products on epitaxial wafers using an 
advanced twin-tub CMOS process. In addition, UTMC 
pays special attention to power and ground distribution 
during the design phase, minimizing dose-rate upset 
caused by rail collapse. 
CONDITION MINIMUM UNIT 
Total Dose +25°C per MIL-STD-883 Method 1019 l.OE6 rads(Si) 
Dose Rate Upset s 4J.lS pulsewidth l.OE8 
Dose Rate Survival 20ns pulsewidth l.OE10 
LET Threshold -55°C to + 125°C 36 
Neutron Fluence 1Me V equivalent l.OE14 
Note: 
1. The liT69RH051 will not latchup during radiation exposure under recommended operating conditions. 
4.0 ABSOLUTE MAXIMUM RATINGS 1 
(Referenced to V ss) 
SYMBOL PARAMETER 
Voo DC Supply Voltage 
Vuo Voltage on Any Pin 
TsTG Storage Temperature 
Po Maximum Power Dissipation 
TJ Maximum Junction Temperature 
9Jc Thermal Resistance, Junction-to-Case 
2 
II DC Input Current 
Notes: 
LIMITS 
-0.5 to 7.0 
-05 to Voo+3V 


















1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation 
of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to 
absolute maximum rating conditions for extended periods may affect device reliability. 




6.0 DC ELECI'RICAL CHARACI'ERISTICS (Pre/Post-Radiation)* 
Voo = S.OV ± 10%; TA = -ssoc < Tc < + l25°C) 
SYMBOL PARAMETER CONDITION 
VrL Low-level Input Voltage 
Vm High-level Input Volta~ 
(except XTAI2, RST, 
Ymt High-level Input Voltage 
(XTAL, RST) 
VoL Low-level Output Voltage1 loL = lOO!J.A 
(Ports 1, 2 and 3) 
IoL = 1.6mA 
IoL = 3.5mA 
You Low-level o~u0tf1~ loL = 200~A (Port 0, AL R , P E 
IoL = 3.2mA 
loL = 7.0mA 
VoH High-level Output Voltage loH = -10~ 
(Ports 1, 2, and 3 
ALE/PR(j'G and PS'EN) IoH = -30~ 
loH = -60~ 
VoHI High-level Output Voltage IoH = -200~ 
(Port 0 in External Bus Mode) 
IoH = -3.2mA 
loH = -7.0mA 
lrL Logical 0 Input Current VrN = 0.45V 
(Ports 1, 2, and 3) 
Iu Input Leakage Current VrN = VrL or Vm 
(Port 0) 
ITL Logical 1 to 0 TI'ansition Current VrN = 2V 
(Ports 1, 2, and 3) 
CIO Pin Capacitance @!MHZ, 25°C 
Icc Power Supply Current: Note2 
(Running at 16MHz) 
Notes: 
• Post-radiation performance guaranteed at 25°C per MIL-STD-883. 
1. Under steady state (non-transient) conditions, loL must be limited externally as follows: 
Maximum loL per port pin: lOrnA 
Maximum loL per 8-bit port-
Port 0: 26mA 
Ports 1, 2, & 3: lSmA 






















If loL exceeds the test condition, VoL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test 
conditions. 



























CLOCK (NC XTAL2 
SIGNAL __ _,.. XTAL1 
Vss 
tcLCH = tc.JcL = Sns 
Figure 4. Ion Test Condition, Active Mode 
All other pins disconnected 
------------- ~~ k .7V00 ./:.2 Voo -o.1 teLeX tcLCL -·~ tcLCH 
Figure 5. Clock Signal Waveform for Icc Tests in Active and Idle Modes 
tcLCH = tcHCL = Sns 
~ 
\ 
7.0 AC CHARACfERISTICS READ CYCLE (Post-Radiation)* 
(Voo = s.ov ± 10%; -ssoc < Tc < +125°C) 
SYMBOL PARAMETER 
ta.cL Clock Period 
1/tcLCL Oscillator Frequency 
turu ALE Pulse Width 
tAVLL Address Valid to ALE Low 
tll.AX Address Hold after ALE Low 
tLuv ALE Low to Valid Instruction In 
tiLPL ALE Low to PSEN Low 
tpLPH PSEN Pulse Width 
tpuv PSEN Low to Valid Instruction In 
tpXIX Input Instruction Hold after PSEN 
tpXIZ Input Instruction Float After PSEN 
tAVIV Address to Valid Instruction In 
tpLAZ PSEN Low to Address Float 
tRLRH RD Pulse Width 
tWLWH WR Pulse Width 
tRLDV IUJ Low to Valid Data In 
tRHDx Data Hold After IUJ 
tRHDZ Data Float After RD 
tuov ALE Low Valid Data In 
tAVDV Address to Valid Data In 
tLLWL ALE Low to IU5 or WR Low 
tAVWL Address Valid to WR Low 
tovwx Data Valid Before WR 
tWHQX Data Hold After WR 
toVWH Data Valid to WR High 
tRLAZ RD Low to Address Float 


























4 ta.cL·100 ns 
ns 
ns 
3 tcLcL·105 ns 
ns 
tcLCL·25 ns 




5 tcLcL·165 ns 
ns 
2 tcLCL-60 ns 
8 tcLCL·lSO ns 
9 tcLCL-165 ns 










PORT2 _____ __, AS·A15 
Figure 6. External Program Memory Read Timing Waveforms 
ALE 
PORTO AO • A7 FROM PC INSTR IN 
PORT2 AS· A15 FROM PCH 
Figure 7. External Data Memory Read Cycle Waveforms 
ALE 
PORTO INSTR IN 
PORT2 P2.0. P2.7 OR A8 ·A15 FROM DPH AS· A15 FROM PCH 
Figure 8. External Data Memory Write Cycle Waveforms 
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8.0 SERIAL PORT TIMING CHARACfERISTICS 
(Voo = s.ov ± 10%; -ssoc < Tc < +125°C) 
SYMBOL PARAMETER MINIMUM 
tXLXL Serial Port Clock Period 12 tcLCL·10 
tovXH Output Data Setup to Clock Rising Edge 10 tcLCL -133 
tXHQX Output Data Hold after Clock Rising Edge 2 tcLCL·70 
tXHDx Input Data Hold after Clock Rising Edge 0 
tXHDv Clock Rising Edge to Input Data Valid 





(WRITE TO SBUF) 
INPUT DATA 
(CLEAR AI) 
Figure 9. Serial Port Timing Waveforms 
9.0 EXTERNAL CLOCK DRIVE TIMING CHARACTERISTICS 
SYMBOL PARAMETER MINIMUM 
1/tcLCL Oscillator Frequency 
tcHCX High Time 20 
tcLCx Low Time 20 
tcLCH Rise Time 
tcHCL Fall Time 
v00 - o.5 
0.45V ---J/~:~~~~-0.1 1\'---=3/ft~"CX_J\ 
'<:Lex 
f<:HCL +--- f<:L.CH 
1+------ f<:LCL 
Figure 10. External Clock Drive Timing Waveforms 
MAXIMUM UNIT 

















Figure 12. 44-Lead Flatpack 
10.0 PACKAGING 
1? 
E r ..... ±MtO 
1 
F"\ 1 .. 




0.010 + 0.002 J 
--1- -0.001 
E 
~ 0.600 ± 0.010 
(AT SEATING PLANE) 
END VIEW 
S2 
S1 0.005 MIN. typ. 
















1. All package finishes are per MIL-I-38535. 
2. Letter designations are for cross-reference MIL-STD-1835. 
Figure 11. 40-pin Side-Brazed DIP 
APPENDIX A 
Difference Between Intel8XC51FC and UTMC69RH051 
There are a few areas in which the UT69RH051 differs from 
the 8XC51FC. These differences will be covered in this 
section. In this discussion, 8XC51FC will be used 
generically to refer to all speed grades of the Intel 
8XC51FC family, including the 20MHz 8XC51FC-1. 
l.ORESET 
The UT69RH051 requires the RST input to be held high for 
at least 24 oscillator periods to guarantee the reset is 
completed in the chip. Also, the port pins are reset 
asynchronously as soon as the RST pin is pulled high. On 
the UT69RH051 all portions of the chip are reset 
synchronously when the RST pin is high during a rising 
edge of the input clock. When coming out of reset, the 
8XC51FC takes 1 to 2 machine cycles to begin driving ALE 
and~ immediately after the RST is removed but the 
access during the first machine cycle after reset is ignored 
by the processor. The second cycle will repeat the access 
and processing will begin. 
2.0 POWER SAVING MODES OF OPERATION 
2.1 Idle Mode 
Idle mode and the corresponding control bit in the PCON 
SFR have not been implemented in the UT69RH051. 
Setting the idle control bit will have no effect. 
14 
2.2 Power Down Mode 
Power down mode and the corresponding control bit in the 
PCON register have not been implemented in the 
UT69RH051. Setting the power down control bit will have 
no effect. Also, the Power Off Flag in the PCON has not 
been implemented. 
3.0 ON CIRCUIT EMULATION 
The On Circuit Emulation mode of operation in the 
8XC51FC has not been implemented in the UT69RH051. 
4.0 OPERATING CONDITIONS 
The operating voltage range for the 8XC51FC is 5V ± 20%. 
The operating temperature range is oo to 70°C. On the 
UT69RH051, the operating voltage range is 5V ± 10%. The 
operating temperature range is -55° to +125°C. 
( i 





Impact of External Program ROM 
The 8051 family of microcontrollers, including the 
8XC51FC, use ports 0 and 2 to access external memory. In 
implementations with external program memory, these two 
ports are dedicated to the program ROM interface and can 
not be used as Input/Output ports. The UT69RH051 uses 
external program ROM. so ports 0 and 2 will not be 
available for 1/0. 
15 
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MiJiUW Standard Product : 
uT22VPlO Universal RADPALIM 
C Preli~inary Data $heet I I 
•u~ aCENTERI . ! .I July 1995 
-- -- :__,._~.:..-~--·...... - . . . . . . - .. . . ·.- _. 
J 
I 
: i ~ed Uni:vejal RAOPAL 
. itro: 2SDS maxi.tkm 
I : 
- ~1: ~maximum external frequency 
- ~rted by industry-standard progranuner 
~hous r.ilifn anti-fmc . 
' I D AsY,nchronous &: ~onous RADPALoperation 
- .SynchronousP~ 
• . ·\Asynchronous ,ESE'I' · 
0 Upfto 22 input and ~a output drivers may be 
~ured ' 
- p.t:os & TIL.qompatible input and ourpat Ieveh 
- ii'luee-stale out:P,ut drivers 
: I 
0 ~ble product t9"ms, 8 to 16 per output 
C ; I · 0 10 -Qser-programmabJe ootpur maaoceJJs 
- Registered or cohminato:dal opcralian 
- Output c:triver ~ oontrol seleclable 
- 2 feedback pa~ available 
0 Low operating cuneat 
- Ioo: 60mA@ 1MH% 
0 Voo: 5.0 volts :t 10% 
0 Radiation~ process and design; total dose 
irrad"'Wion testing to MIL·SI'D-883, Method 1019 
• 'Ibtal dose: l.OE6 rad&(Si) 
• Single. event e~ 
Upset threshold SO MeV-cmlimg (min) 
Latcbnpimnnnle 
Neutron fluerK:e: l..OE14 nfem1. 
0 QML Q &; V compliant part (check factory for 
availability) 
0 PackagJng options: 
- 24-pin 100-mll cen!er DlP (0..300 X 1.2) 
• 24-lead flatpadc: (AS :t .64) 
• 28-fead q uad-flatpack {.45 X .45) 
0 Standard Milit81}' Drawing 5962-94754 available 
IU ::J.L~J. I • 0..::. 
. - - --
. - - -- - -- :_...: -- -. -_ - - :;:- -·· 
PR(}DUCf OESCR:IPnON 
ru UT22VP10 RADrAL is a fuse programmable logic 
arriY device. The falniliar wm-af...products (AND-OR) 
loglp stmcture ill coqq,1cmented with a programmable 
ma4rocen. The urtzVP10 is available in 24-pin DIP, · 
24-(cad.:tlatpack, ~ 28-Jead quad-Oatpack package of-
f~ providing up to 22 inputii and 10 outputs.. Amof-
phqus si&on anti-~ technology proVides the program-
~ of each outpnfr ~user specifies whether each of 
the ~tential ou1pufJ; is registered or oomhinatorial ()ut. 
pat~is also i~dually ~·~ aJJoWi~ lot 
~ fJaiblfity tot output configuration. A unique out. 
put l:nable function~ the user to eoofigllre bidireo-
tio$1l/O on an individtta1 basis. · 
nJ Ul'22VP10 ~implements variable prod-
uct ~rms ~ b to 16 product teims to outputs.. 
Thii feature~ the user with lneteased logic func-
tioJ flexibility. Other features include common synchto-
noul preset aod uyridmmous reset. 'I'he5e fealul'es elim-
~ the need for ~rforming tbe initia.lmltion function. 
'l1ld UT22VP10 proVides a device with the flexibility to 
impicment lop; futK:tiolls b:t the SOO to 800 gate com-
p~. The Oexiblc iud1it.eeture support& the imple-
me~tation of logk: fUnctions requiring :Up to Zl inpats 
IUld!oaly a ainglc ~tor down to 12 inputs and 10 
ou~ts. . , 
niPI & J'LATPACK PIN OONFIGURATION 
CPII 1 VEO 
- I 2 voo 
... s LC01 
-r • 1102 
i 5 flOG 
1 • 1104 
1 7 li05 








VS$ ' 12 
2 
QUAD-FlATPACK PIN CONFIGURATION 
l CPJ1 Voo V00 1100 V01 
PlNNAMES 
CP{I Ooc:kiData Input 
I Data Input 




The Ul'22VP10 RADPALimplements logic functions as 
sum-of-produeU e.xpre.ssknls in a one-time program-
mablc-AND~OR Jogk: array. User-defined func-
tiona are aeatcd by programming the oonnections of 
inpu.t signa& into the array. tmr-cltinfigurable output 










- ~ . . . 
--
-- ~--
~ Ca Co OutputTyp9 
Ci. I 0 0 Registered 
~ 0 1 Registered 
:xl 1 0 Combinatorial 
I 




1( 0 I 1 Registered 
' 
-0~ 
The ut2:2VP10 RADPALarchitectart (figure 1) has 12 
d~d inputa and lOIIOs to provide up to 22 inputs 
and 10 ~utputs for creal,ing logic functions. A1 the core 
of the~ is a ooe-tnhe programmable :anti-fuse AND 
array a,at drives a fixedJOR array. With this structure, 
the UI12VP10 can implement up to 10 sum-of-products 
logic~ ; 
~ed with each of the 10 OR functions is a macro-
ceD wbfb is indepell~ ~to one ol six 
dift'~t confi.guratio~ The one-time programmable 
... macro eelb aJJow each 110 to create sequential ot OOfDbi.. 
W nat.ori:Jiogic fundions Vnth either Active-HiP or Af;;,. 
. ~~polarity. ; . 
LOG I~ ARRAY 
The o~time programtbabl£ ANl) array of the . 
u:rnmo RADPAL is farmed by input lines inler5ecting 
produc- kfms. The inpUt lines and product terms are 
used as:toUows: · 
#~lines . 
·I ; 
• 24 input ma caay ~ rroe and ccmplement of the sig· 
naJs i,pp6ed to the inpdt pin& 
• 20 liDes carry lhe true Md oomp1emcut values o{ feed-
bade br input signa15 !ian rhc 10 l,;()s 
132 pro}tuct t.emlS: 
• 120~tenns(arrao~ia2~af8., 10,12.14. 
and~ used to bm 1qgk sums 
• 10~ enable~ (aoe b eacb JJO) 
- • l ~ syncbtoooas preset leml 
• 1 ~ asynchronous:reset term 
At ~input-line/product-term interJeCtion the6e is an 
a.nlHiJsf cell~ detennines whether Of not there is a 
Iogic:al connec:OOn at tbat intersection. A product term e which~ oonneded to both the true and complement of 
an inp~ signal will always be logical zero, a.ruf thus wilJ 
Polarity Fee.dbaclt 
Active LOW Registered 
Active l:IIGH Regi$tered 
Active IJ:JW I/0 
ActivelllGH I/0 
Active LOW JJO 
&tivcHIGH 00 
not effect the OR function that ic derives. When there 
are no connections on a product term, a Don't Care 
state exists and that term will always be a logical one. 
PRODUCT TERMS 
The UT22VP10 provides 120 product terms that drive 
lhe 10 OR fundions. The 120 product terms COilnect to 
the outputs in groups of 8, 10, 12, 14. and 16 to from log-
ical sums. 
MACROCELLARCBn'EcruRE 
The output macrocel1 provide~ complete control over the 
architecture of eath output. Configuring each output 
independently pea-mils uted to tailor the c:oniigutation 
of tile UT22VP10 to meet design requirements. 
Each 00 macrocen (see figum 2) consists of aD flip-flop 
and l'Ml signal-select multip1exen. Three configuration 
sefect bits oontrolting the multiplexers detennine the 
configuration of each UTZZVPlO macroceD. The eonfig~ 
uration select biu detet'llrloe output polarity, output type 
(registered or combinatorial) and input feedback type 
(registered or IIO). See figure 3 for eqUivalent circWts 
for the macrocell configurations. 
OUIPUT Y(lNCI'IONS 
The aigna1 from the OR array may be fed directly to the 
output pin (combinatorial f&mction) or latcbed in the D 
tlip-tlop (registetcd function). The D tlip.ftop larches 
data on the rising edge of the clock. When the syncbro-
noU& preset &enn is satisfied. the Q output of the 0 .flip-
flop output will be set lOiical one at tbe next rising edge 
of the clock input Satisfying the asyndlronous clear term 
.sets 0 Jogical zero, regardless ol the cloc:k state. If both 
ternl$ are satisfied simultaneously, the Clear wiD ovenide 
the preset 
• • • -- -.- -
-:-- - - - - - • -- --- - - -
• - - - 0 • ~ - -. --- - - • 
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., ___ I(' 
r~-~---------, 
l OUT• I 
PUT 
i ~ 
D 0 ....... -~--~ 
SP 
e. 







Eadl tnaaocell can 'be configttred to implement Active--
High or ActiYe ~logic. Programmable poJarityelimi~ 
~the need for external inve.rten. Unprogranuned 
device outputs are 10p:al one [111puta don't care). 
REGISTER FEEDBACK f), 
onrror ENABLEj 
The output d. each '$!0 roacroceU can be enabled or dis-
ab~ under the oodtrol a programmable output Mable 
prOduct term. The Output signal is propagated to the lJO 
piniwhen the Jogicai c:ooditions programmed on the out-
puteuabte tam are!Ba1isfied. Otherwise, the outpu.t 
buffer is driven into:tbe high-itnpedance state. 
~ output eoabJc tcm a1JOWI the IJO pin to tnnctlon as 
. a dedicated input. d!cdkated output, or bidiredionaJ I/0. 
~every conoec:t\on is unprogrammed, the output 
e~e product term pcnnaneotlyenables the ootpur 
buffer and ~Ids a dedk:ated output. If every connection 
is .PfograiDDJCd. the .enable tetm is logic:aDy low and tlJe 
IJQflmction& all a dedicated input 
4 
The feedback signal to the AND array is taken from the 
U output when the JJO macroceU implcmenls a regis-
tered function (C2 "" 0, Ct. = 0). 
. BIDIRECI'IONAL I/0 
The feed~ck signal is taken from the J/0 pin when the 
macrocell implements a combinatorial function (C1 = 1) 
or a registered function (C: = 1, q ""' 0). In thia case, 
the pin CllD be used as a dedic.a1ed input, a dedi<:ated 
output, or a bidirectional l/0. 
POWER-oN RESET · 
'1b ease system initiali1lltio.n, all D flip-Oops will power-
up to a reset condition and the Q.output will be low. The 
actual output of the UT22VP10 wm depend on the pro-
grammed output polarity. The Yoo rile must be ltiOnO-
tomc and the reset delay time is 5t&$ ;naximam. 
ANTI-FUSE SECURIT\' 
The UI'22VP10 piovide• a special. security bit that pte-
vent! nnauthomed reading or copying of de&igns pro-
grammed into the device. The~ bit is set by the 
Pl.D programmer, at the conclusion of the progratnming ;n. 
cycle. Once the security bit is set it is irirpossible to verify V' 
(read) or program the U'I'ZlVPto: · 
AR 
)----1 0 Q J---1 
a» 
AR 
>---+D Q '---I ~---1 
CP 
SP 
Registered Fudback_ Registered, Adl"e-High Output (C2 = 8, Ct = 0, Ct = l) 
1/0 Feedback, CombiDa~ ~-LQW Output (C:l ::X. Ct = 1. Co = 0) 
Figure 3. Maerocell Co~ftguratioo (continued on nat JM86) 
5· 
6 
1/0 F~ Cornbinatorl.a1, Adire.ffigb Output (Cl = X, C1 = I, C. = 1) 
')----1 D Q 1---~ ~D-T-1 
CP Q" 
SP 
l/0 ~ Re&i~ Adive-L.ow Output(~= t.. Ct = 9, Co= 0) 
l---f 0 Q ,___-1 
CP Q 
SP 
J/0 Feedback,:Registemi, Active-IDgb. 0~ (Cz = 1, Ct = 0, Co = 1) 
Y.gure 3. Mac:rocell Configuration 
-~'it ABSOlfTE MAXIMUM RATINGsl 
l SYMBOL PARAMETER L&fiT UNITS 
t 
i 
Voo Supply voltage .Q.3 to 7.0 v 
; Voo . Input voltage any pin -0.3 to Voo +.3 v 
: Tsro Storage~ range -65to +151) oc 
I TJ M8Umum junction temperature +175 oc 
' 
Ts Lead wmperatute (soldeting S seoon<b) +300 <~c 
eJC Thermal retistanc:e junction to case 20 •CfW 
II DC input rurrent ±10 mA 
Pnz Muimum power dissipation 1.6 w 
NeiM: l . 
1. ~CC!tSide ~ H-.1 ~ 'RIIillgS may c::awc P"""'-•-. tl.:tlbcdc:Wz:. "''Wf k a ttms ~ ooly, ~ op:atial d 1bc 
cJevieojlltbeto orw; o!br:f...,-,pdi~ ~lilllitliDdblal .. die~ sediom is:rD ~~n:to  ~ndoJ 
r I"' firi ou for elCit:Dded pc!riodf mq affect deviee ft:liahillcy. 
l- ace~+ los) s.sv. 
RECO~ED OPERATING CONDmONS 
l SYMBOL PARAMETER LIMIT UNITS 
~ Voo Supply voltage 4.5 toS.S v 
! VIN Input voltage arry pin OtoVoo v 
! Tc 'Iempeiatw:l:: range ·SS to+ t2S •c 
. . . . 




Low Power Octal ECLmL 
BI-Directional Translator with Latch 
General Description 
July 1992 
The 100328 11 an octal latched bi-drectlonal tranala!Dr c» 
signed to OOI'N<Itt TTL logiC loMIIa to tOOK Ea. logic 1 .... 
and VICa -. The clrectiOn d lhS transllticn IS dew· 
rlinld tly the OIR input A I.J:Nf on the output enabl• Input 
(OE) holda the ECL CIJtlll,ltl In a cut-«f atat. and 1M TTL 
OUtl)ull at a high imQedln:e level. A HIGH on tile laid\ 
ena!H Input (LE) latollee 1tw data at both inputs -
though cdf OM OU1pUt IS enabled at 1hl tme. A LOW aiLE 
ma1<n the 1003281ranaparert. 
Tile 100328 il clesi<oJned witl1 FASP TIL ~t txltlerl, 
fNturtng ~ DC drMI and capeble of quickly ctwging 
and cb:N.rging highly capacli\lla loads. All lnjluts have 
50 kO Pill-down rtelltots. 
Features 
• Identical I*IOnnanOe to tile 1 00128 at 50~ of tile 
supply cmenl 
• Bi-direc1tonal 1ranel«tlon 
• 2000V ESO protectiOn 
• Latched outl)uta 
• F AST• TTL OUtl)uta 
• TRI-STA TE• OUtl)uta 
The cut-«f atate il deaigned to be mer• nega M than a 
normal ECL LOW leY•t ll'ft aJIOWI the output erni1111r-lol-
l- to 11m otr when N le<minalion IUpply ie -2.DV, 
p~ng • high impedance to the data bus. This high im-
gedanc:• rectlcH llttmination poww and prewnta loa of 
low alate nciM margin wnen -raJ ~ lhare the buL • VoltaQe compenuted operallnQ range • 










• Avtilablfl to ildustrllll grade 1Mipllrahl'e range 












Output Enable Input 
Latch Eflllbl•lnput 
Crect!M Con1rollfl!l1Jf 
~~-- o1 10111( ECL- _.tar T.-T,.. 
lla.Pin PCC 
T1 Tz T1 '~aT• T! 1e 
Ill Gl [J] [l][!][ll Ill 
Ta 11:11 !llT, 
"n,l!l [l] Ill 
._Cl lll'cca 
"m 1!1 t!l•cc 














liCLI TTL I 
ICL7 TTU 








01! Dtll 1.1! 
l X l 
L L H 
L H H 
H L L 
H L L 
H L H 
H H L 
H H L 


















- 1: ECL irCM to TTLau110rt ,_ 























Absolute Maximum Ratings (Nole1) 
H Military/Aero.- epecllled dev!oee ere reql.llred, Voltage Applied to Output 
pl... con1act the NatJo1111 SemicondUctor SaiU h HGHStatll 
Off!Ce/D..,Ibutonl for availability and epecifiC&tiotl&. TRJ.STATEOu!Wt -0.5\1 to +5.5V 
Storage Temo«aii.Jrw (T srGl -65'C to +150'C Current AciPhd to TIL 
Maxii!UI1 Junction TemP81Un (TJl ~in LOW Sta!it (Max) TwiCe the Rated loL (mA) 
C«amic +175•C ESC (Note2) ~a»W 
Plastic +150'C 
VEE Pin Potential to Recommended Operating 
GrOLrd Pin -7INto +0.511 Conditions 
"'m. Pin Potlelltial lo cu. Tempemn !Tel GrOLrd Pin -0.511 to + s.ov Commllrdal O'Cio +66"0 
Ea. lnQUI 1/oltllge (DC) Vee to +0.5V lndue!NI - o40"C lo + 86"C 
Ea. Output Clmlnt IIUitary -56"C to + 126"C 
(DC Output HGH) 
-50""' ECI.. Sugpiy VOltage (VEE) -5.7'1 to -4-Zi 
TIL lrlllllt 1/oHage (Note 3} -0.5Vto +S.OV TTl Supply VOltage (Vm) + 4.511 to + 5.5V 
TIL lrlllllt Current (Note 3) 
-30 ""' to + 5.0 ""' 
-1:---....... --~- ....... ..... ~ .. ~ .. ---I lie~,., __ ..., 
........ ~llnol~ 
-I: !SD -'"II ao-.. 1D .._-lm).ll3. W.hod 11016. 
-l:l!ltw~- .. - .... ..-,._ ....... 
Commercial Version 
TTL-to-ECL DC Electrical Characteristics 
VEE • -42'1 to -5.711, Vee • IIOOA • GNO, To • O'C to +86'0, Vnt • +4.511 to +6.511 (Note 4) 
Symbol Plltameter 1111'1 Typ Mu Uni1l condltiona 
IIOH Ou1pUt HIGH VOltage -1025 -956 -870 mv \/IN • IIIH(UD)orlll~) 
va. Oulput LOW Voliage -1830 -1706 -181!0 rrN LDtodlng Wi1ll 500 to - 'Z'I 
ruorr vo~~age OE or 0~ Low, 
-2000 -11160 rrN Yllj - Vui(Wixl or VJL('&-1), 
Loaclng Wi111500 to -zv 
VOHQ Output HIGH Voliage 
-1036 rrN YIN - Vui(wtl) or 111~ Comer Pont Hgn I.Da<lng with son to -w 
IIOLC Ou~p<.~t LOW Vol1age 
-1810 rrN Comer Pont Low 
1/IH lnpyt HGH 1/ohaqe 2.0 5.0 II OYer Vm.. Vee. Tc Range 
IlL lnpyt LaN 1/oltllge 0 0.8 II OYer Vn\., Vee, T C Range 
I1H lnpyt HGH Clmlnt 70 ,.A \/IN • +2.7'1 
Breakdown Teet 1.0 
""' 
\/IN • +6.6V 
hL lnpyt LOW CwiWrt -700 ,.A v.,- +0.5\1 
IIFCI) lnpyt OarF1) 
-1.2 v 'N • -18 rnA 
Oiodelloltave 




IIEE • -4-Zi to -41</ 
-H!9 -75 
""" - -4-Zi to -5.7'1 
NDti4:Thl...-:f*l _,._the. __ ......... .,..,.....,....,._--ly......-lltMIImplralln---
-.....-..-.....-~- .. -...the ___ ln; .. -.~ ... ,.....- ... v.o- .. -10 
---tonundlr' __ .. _ 
3 
Commercial Version (ContlriJ«<l 
ECL·to-TTL DC Electrical Characteristics 
VEE - -1.21 tD - 6.TV, Vcr. - Vco, - GNC, Tc - O"C to + 85"0, Ct. - 60 r:F. Ym. - + •.sv tD + 6.6V (Note) 
Symbol p.,.,.,., .. liln Typ llu Unltl Condltlona 
VOH Oulllul HGH Vol~ 2.7 3.1 v loH - -3 mA, Ym. - .t..75V 
2.1. 2.9 v loH - -3 mA, Vm. - 4.60V 
VOL Oulllul LOW Vol~ 0.3 0.5 v loL - 24 rnA, 'Jm. - 4.50V 
Vi-i Input HIGH VOlt~ -1186 -870 mv Gu..,..ed HGH Sig n• for AIIIJ"oi)U1a 
VL Input IJ:HI Votta~ -1830 -1476 mv Gwr .... ed LOW Sign.! for AlllflllUia 
IIH Input HIGH C!nent 360 !OA YIN - VIH (M4DI) 
hL 111)Ut lDN <Anent o.so )lA VIN - V1L (Min) 
lozHT TRI-STATE Cl.mnt 70 !OA vour- +2.TV Outp~ligh 
lozt.T TRI-STATE Cl.mnt 
-700 /'A vcur- +o.ov OutQ~Low 
los Outp~ Short.Qcul 
-150 -eo mA Vcur- o.ov, Vm - +5.5V 
Cl.irrent 
1m Vm Suppty Cl.irrent 7-' rM TTL OIApu1:l LOW 
49 rM Tll. OWiuta HIGH 
~ mA Tll. OWiuta in TRI-STATE 
DIP TTL·to-ECL AC Electrical Characteristics 
V;; - -421 tD -6.TV, Vm - +4.5V tD +6.5V, Vee - VOCA- GNC (Nolll) 
Symeoi ..... ...-
Tc- O'C Tc- 2I'C Tc- lli'C Unltll ConGIIIOne 
llln ... II In Max llln ... 










IPZH OEtoE, 1.3 -'.2 1.5 u . 1.7 •. 8 ,. Flf1utW 1 &2 (Cu1oll to High) 
lPHZ OEtoE, 1.6 •. 5 1.8 u 1.8 •.8 ,. F'ipltwt&Z (Hgnto rucll) 
IPHZ CIRIO~ 1.8 •. 3 1.8 u 1.7 •. 5 ,. F'ipltwt&Z (Hgn to rucll) 
... TntoLE 1.1 1.1 1.1 r1l ~t&2 
lnott Tn!OLE 1.1 1.1 1.1 
,. F'ipltw1&2 
fc,w(H) PuiM Width lE 2.1 2.1 2.1 na F'ipltwt&Z 
tnH TransiiOn nne 0.8 1.8 o.8 1.8 0.8 1.8 ,. F'ipltwt&Z 
tnt. 20% to 80%, 80% tD ~ 
~~e~ .. n. ___ _....,. . ._.._,.....,...,..,.__s ____ ""_.. • .,._ ... ___ 
~and__... .. -.,. -llr --.g 1ho .-,_, _..... ....-. Concltiofll.,.. - .. ._,In 1ho-n- ID 
__ __, _____ 
IOT6168SAILA 
CMOS STATIC RAM 16K (4K X 4-BIT) MIUTARY AND COMMERCIAL TEMPERATURE RANGES 
AC ELECTRICAL CHARACTERISTICS (CONTINUED) Nee • s.ov ± 10%, All Temperatt.Jre Ranges) 
6168SA35 616BSA45l2l 6168SA55l2l 616BSA7()(Z) 
8168LA35 8168LA4512l 6168LASSI2l 8188LA70(:l) 
Symbol Parameter Min. Mix. Min. Max. Min. Max. Min. Max. Unit 
Write Cycle 
twc Write Cycle Time 30 - 40 - 50 - 60 - n5 
tcw Chip Select to End-of-Write 30 - 40 - 50 - 60 - ns 
lAW Address Vald to End-of-Write 30 - 40 - 50 - 60 - n5 
lAs Address Set-up Time 0 - 0 - 0 - 0 - ns 
twP Write Pli38 Width 30 - 40 - 50 - 60 - n5 
lWR Write Recovery Time 0 - 0 - 0 - 0 - ns 
tow Data Valid to End-d-Write 15 - 20 - 20 - 25 - ns 
toH Data Hold Time 0 - 3 - 3 - 3 - n5 
twHZ~ Write ENlble to Olipli in Higi-Z - 13 - 20 - 25 - 30 n5 
tow<ll Ottpl.t Active from End-of-Write 0 - 0 - 0 - 0 - ns 
NOTES: 30801b115 
1. 0" to + 70"C UMT1p81'81Ure range only. 
2. -55"C to +125"C tamperatu"e range only. Also avalable 85ns and 100ns devices. 
3. This paramew Is gl.llll'ai'IIIHd wilh lhe AC load (Figure 2) by deW:a charac:tarizalion, bLc is not prodl.IC1ion tested. 




...., ________ lAW ------------...... 
WE 
tWHZ(&) 1----- tow <&l ---1 
DATAour ---------< PREVIOUS DATA VAUD(4l J-------------+---------------1 J'-.....li.C~-.1) tow toH 
DATAIN --------------------------------( DATA VALID 
5.2 7 
IOT6168SAILA 
CMOS STATIC RAM 18K (4K X 4-BIT) MIUTARY AND COMMERCIAL TEMPERATURE RANGES 
TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CONTROLLED TIMING)(1, 2. s) 
~--------------------twc ------------------~ 
ADDRESS 
~--------------- t~w --------------~~ 







1. "ilt. orCS must be HIGH dl.mg all address .-anstions. 
2. A writs ocetn dtrllg the overlap of a LOW CS and a LOW WE. 
3. IWR Is maastnd tom the earw of "B or 'M going HIGH to the and of the writs cycle. 
4. Dll"~ period, the 110 pins araln the~ stal8 and input~ sho!Jd not be applad. 
5. If the CS LOW transl1lon oc:ctn simukaneously ~ « aftar the WE LOW lramltlon, the OLapii:S remain In the high Impedance slabl. 













~~L:!nk Commercial (O"C to + 700C) Mlllt.aly (-55•c to + 125°C) 
Compliant to MIL-STD-883, Class B 
P 300mll Plastic DIP (P20-1) 
D 300m II Ceramic DIP (020-1) 
L---------t L Le8dess Chip CIYrier (L20-1) 
SO 300mil Small Outine IC, Gull Wilg (S02~2) 





L...---------------------;45 Mlltary Only 
Military Onl)' 





Mlllt81"Y On~ Military On 
Military On 
.... -----------------------~SA S~roPOMM LA Low PaNer 
3080 .... 10 
3080 drw 11 
8 
IOT6168SAILA 
CMOS STATIC RAM 18K (4K X 4·BIT) MIUTARY AND COMMERCIAL TEMPERATURE RANGES 
AC ELECTRICAL CHARACTERISTICS 0/cc • s.ov ± 10%. All Temperatl.l"e Ranges) 
8168SA15 6188SA20125 
6168LA20125 
Symbol Parameter Min. Max. Min. Max. Unit 
Read Cycle 
tRC Read Cycle Time 15 - 20125 - M 
tM .Addres3 Acce3s Time - 15 - 20/25 M 
tACS Chip Select Access Time - 15 - 20/25 ns 
tcuro Chip Select to Outpt.t In Low-Z 3 - 5 - ns 
tCHZ(21 Chip Deselect to Output In High-Z - 8 - 10 ns 
tOH Output Hold from Address Change 3 - 3 - n3 
tPu(Z) Chip Select to Power-Up Time 0 - 0 - ns 
tP0(2) Chip Deselect to Power-Down Time - 15 - 20/25 M 
30110chi1Z 
AC ELECTRICAL CHARACTERISTICS (CONTINUED) Nee· s.ov ± 10%, All Temperature Ranges) 
8168SA35 8168SA45(11 61 68SASSC11 8168SA70(1) 
&1&8LA35 &168LA45(1) 6168LASS(1) 11 &SLA70(1) 
Symbol Parameter Min. Max. Min. Max. Min. Max. Min. Max. Unit 
Read Cycle 
lRC Read Cycle TiTle 35 - 45 - 55 - 70 - m 
1M Addr83s Access Time - 35 - 45 - 55 - 70 m 
tACS Chip Select Access nme - 35 - 45 - 55 - 70 M 
tcu<zl Chip Select to Ottptt in Low·Z 5 - 5 - 5 - 5 - ns 
tcHZ<Z: Chip Deselect to OL.tput In Higl-Z - 15 - 25 - 25 - 30 M 
tOH OUtput Hokl from Address Change 3 - 3 - 3 - 3 - ns 
lPIJ(2) Chip Select to Power-Up TiTle 0 - 0 - 0 - 0 - n3 
t.Po(2) Chip Deselect to Power-Down nme - 35 - 40 - 50 - 60 ns 
NOTES: 30110tbl13 
1. -ssoc 10 .. 12soc IIIMT11*ature range oriy. Also available B5ns and 100ns devices. 
2. This parameter Is gl.llr'antaad with AC Test load (Fig11'8 2) by devlca charactarizadon. but Is not production tastad. 
TIMING WAVEFORM OF READ CYCLE NO. 1(1• 2l 
ADDRESS 







CMOS STATIC RAM 16K (4K X 4-BIT} MIUTARY AND COMMERCIAL TEMPERATURE RANGES 
TIMING WAVEFORM OF READ CYCLE NO. 2<1• 3> 
I.RC 
..._-----lAcs -----...,-.t 
..._ ___ tcu(4J ___ -f 
(3) 
- tcHl 
DATAo~ -------+-H_I_G_H_IM_P_E_D_A_N_c_E ____ ~r~~~,Jr--D-A_T_Ao_u_r_V~Al-1-D-~~~---------
tPU 
Vee SUPPLY tee 
CURRENT ISB _________ _,I 
NOTES: 
1. W£ Is HIGH fa' Read cycle. 
Z. Cs Is LOW for Read cyde. 
3. Device Is condroously selec1ad, B Is LOW. 
3. Address vald prier to or coincident whh B l"anstlon LOW. 
4. Transition Is measlnd tZOOmV tom steady state. 
AC ELECTRICAL CHARACTERISTICS (Vee • S.OV ± 10%, All Temperature Ranges) 
6168SA15 
Symbol Parameter Min. Max. 
Write Cycle 
twc Write Cvcle Time 15 -
tcw Chip Select to End-of-Wrte 15 -
lAW Address Vald to End-of-Write 15 -
lAS Address Set-up Time 0 -
lWP Write Puse Width 15 -
twR Write Recovery Time 0 -
tow Data Vald to End-of-Write 9 -
tOH Data Hold Time 0 -
twHz(JI Write Enable to 01ip111n Hlgi-Z - 6 





Min. Max. Unit 
20 - ns 
20 - ns 
20 - ns 
0 - ns 
20 - ns 
0 - ns 
10 - ns 
0 - ns 
- 7 ns 




CMOS STATIC RAM 16K (4K X 4·811') MILITARY AND COMMERCIAL TEMPERATURE RANGES 
DATA RETENTION CHARACTERISTICS (LA Verslon Only) 
VLC • 0.2V, VHC • Vee - 0.2V 
Symbol Parameter Test Condition 
VOR vee for Deta Retention 
ICCOR Data Retention CLJTert MIL 
CS~VHC 
\liN C!:VHC COM'L. 
or SVLC 
tco~s> Chip Deselect to Data 
Retention Tine 
I,R(SI Operation Recovery Time 
NOTES: 
1. Th +25"C. 
2. •v~ •2V 
3. •V~ =3V 
4. tRC • Read Cycle Time. 
5. This parameter is guaranteed by device chara<:terizallon, but Is not produdlon tested. 
LOW Vee DATA RETENTION WAVEFORM 
AC TEST CONDITIONS 
lnptt Pulse Levels 
lnptt Rise/Fall Tlmes 
I!"4X' Timing Reference Levels 
OUtput Reference Levels 































"Includes scope and Jg e8pacit.llnces 
2550 5pF" 
308Dciw08 
Figure Z. AC Test Load 










CMOS STATIC RAM 1BK (4K X 4-BIT} 
DC ELECTRICAL CHARACTERISTICS<,, 
Nee· s.ov ± 10%, VLe • 0.2V, VHe • Vee- 0.2V) 
Symbol Parameter 
lcc1 QE:eratlng Power Supply Ct.rrent 
cs s; VIL. OL4pUts Open. 
Vee • MIIX., f • rfJI 
lccz Qlnamic Operating Current 
CS S VIL. OL.tputs Open, 
Vee • M11x., f • fMAx(JI 
I sa Standby Power SJ..Wiy Current 
(TTL Level) 
CS:!! VIH, Vee • Max., 
0Utput5 Open, f. fMAx(31 
ISB1 Full Standby Power Supply Currert 
(CMOS Level) 
CS ~ VHe, Vee • Max., 
VIN ~ VHe or VIN S: VLC, f • ()(31 
DC ELECTRICAL CHARACTERISTICS (CONTINUED)<1> 
Nee· s.ov ± 10%, VLc • 0.2V, VHc • Vee- 0.2V) 
6168SA25 
81681..A25 
Symbol Parameter Power COm'l. Mil. 
lcc1 ~atlng Power Supply CUrrert SA 90 100 
CS S: V1t.. OUtputs Open, 
Vee • Max., f • rJ.31 LA 70 80 
lcez ~amic Operating C1111111t SA 110 120 
CS S VIL, OUtputs Open, 
Vee • Max., f • fw,x(31 LA 90 100 
ISB Stancl:>y Power S~ Ct.rrent SA 35 45 
(TTL Level) 
CS ~ V1H, Vee • Max., LA 25 30 
Oliptb Open, f • fMAxOI 
ISB1 F[jl Standby PO'tller SJ..W!y CUrrent SA 3 10 
(CMOS Level) 
CS ~ VHe, Vee "' Max .. LA 0.5 0.3 
VIN:!! VHC or VIN S VLC, f • ()QI 
NOTES: 
1. AI values n maxiniJTI guararaed vakles. 
2. Also avalable 85 and 100ns mlltery devleee. 
MIUTARY AND COMMERCIAL TEMPERATURE RANGES 
6168SA15 6168SA20 
6168LA20 
Power Com'l. Mil. Com'l. Mil. Unit 
SA 110 120 90 100 mA 
LA - - 70 80 
SA 145 165 120 120 mA 
LA - - 100 110 
SA 55 60 45 45 mA 
LA - - 30 35 
SA 20 20 20 20 mA 
LA - - 0.5 5 
JOIIOtbl 07 
6168SA35 6168SA45155 6168SA7()12) 
6168LA35 6168LA45/55 61681..A70(2) 
Com'L Mil. COm'l. Mil. Com'l. Mil. Unit 
90 100 - 100 - 100 rnA 






ao 90 - ao - ao 
30 35 - 35 - 35 rnA 
20 25 - 25/20 - 20 







3. fiMX" 1/IRc, ody acldrass InputS n eyeing a1 r..wc. f" 0 means no ad<nss lnpu1s n changing. 
DC ELECTRICAL CHARACTERISTICS Vee • s.ov ± 10% 
IDT6168SA IDT6168LA 
Symbol Parameter Test Condition Min. Max. Min. Max. Unit 
I lUI Input Leaki!IQ8 Current Vee•Max., MIL - 10 - 5 1/A 
VIN • GND to Vee COML - 2 - 2 
IILOI Oltpt.t Leakage Ct.rrert Vee • Max., cs • V1H, MIL - 10 - 5 I1A 
VoUT • GND to Vee COM'L - 2 - 2 
VOL Output LOW Voltage loL • 1 OmA, Vee • Min. - 0.5 - 0.5 v 
lol "' 8mA. Vee "' Min. - 0.4 - 0.4 
VoH Output HIGH Voltage loH • -4mA, Vee • Min. 2.4 - 2.4 - v 
3011011:11011 
5.2 3 
CMOS STATIC RAM 




• High-speed (equal access and cycle time) 
- Military: 15/20125/35/45/55170/85/1 DOns (max.) 
- Commercial: 15/20/25/35ns (max.) 
• Low power consumption 
• Battery backup operation-2V data retention voltage 
(IDT6168LA only) 
• Available In high-density 20-pln ceramic or plastic DIP, 20-
pin SOIC, 20-pin C ERPAC K and 20-pin leadless chip carrier 
• Produced with advanced CMOS high-performance 
technology 
• CMOS process virtually eliminates alpha particle sctt-error 
rates 
• Bidirectional data Input and output 
• Military product compliant to MIL-STD-883, Class B 
DESCRIPTION: 
The IDT61681s a 16,384-bit high-speed static RAM <X"ga-
nlzed as 4K x 4.1t Is fabricated using IDrs high-performance, 
high-reliability CMOS technology. This state-of-the-art tech-
nology, combined with innovative circuit design techniques, 











The lOT logo is 1 "'!l~ll'ed lnldBtlwll d lrtegrlllld Oovice Techrdagy, Ire. 
MILITARY AND COMMERCIAL TEMPERATURE RANGE 
provides a cost-el'fective approach for high-speed memory 
applications. 
Access times as fast 15ns are available. The drcult also 
off~ a reduced power standby mode. When~ goes HIGH, 
the circuit will automatically go to, and remain in, a standby 
mode as long as CS remains HIGH. This capability provides 
significant system-level po.ver and cooling savings. The low-
power (LA) version also orrers a battery backup data retention 
capability where the circuit typically consumes only 1JJ.W 
operating orr a 2V battery. All Inputs and outputs of the 
IDT6168 are TIL-compatible and operate from a single SV 
supply. 
The IDT61681s packaged in elther a space saving 20-pln. 
300-mil ceramic or plastic DIP, 20-pin CERPACK, 20-pin 
SOIC, <X" 20-pin leadless chip carrier, providing high board-
level packing densities. 
Military grade product Is manufactured In compliance With 
the latest revision ofMIL-STD-883, aass B, making It Ideally 
suited to military temperature applications demanding the 
highest level r:J performance and reliability. 
16,384-BIT 
MEMORY ARRAY 
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A()-A11 Add'ess Inputs 
cs Chip Select 
WE Write Enable 
V00.3 Data lnput/Ottput 
Vee Power 
GND Ground 
CAPACITANCE (fA= +25°C, F = 1.0MHz) 
30110 dow Q3 
J080tbl 01 
Symbol Parameter<1> Conditions Max. Unit 
CIN Input Capacitance VIN .ov 7 pF 
C110 1/0 Capacitance Vour • ov 7 pF 
NOTE: 30110 1b1 oz 
1. This pa-ametsr Is d6181'mined by device clwactarizadon, bi.c Is not 
productlon testad. 
MIUTARY AND COMMERCIAL TEMPERATURE RANGES 
TRUTH TABLE(1) 
Mode ~ ~ Outp~ Power 
Stllndby H X Hlgh-Z Standby 
Read L H Dour Active 
Write L L 01111 Active 
NOTE: JOIIOibl Q3 
1. H = VII-I, l = VI.., X = Don't Care 
ABSOLUTE MAXIMUM RATINGS(1> 
Symbol Rating tom'l. MI. Unit 
VTERM T enninal Voltage -0.5 to +7.0 -0.5 to + 7.0 v 
with Respect 
toGND 
TA Operamg 0 to +70 -55 to +125 oc 
Temperature 
TBIAS TQI1l)8f'Clture -55 to +125 -65 to +135 oc 
Under Bias 
Tsra Ston~ge -55 to +125 -65to+150 oc 
Temperature 
PT Power Dissipation 1.0 1.0 w 
lour DC Output 50 50 mA 
Cl.JT911t 
NOTE: J08011Jj 04 
1. Slresses ~eater than those listed under ABSOLUTE MAXIMUM 
RATINGS may cause permanent damage to the delliee. This is a $11'ess 
nmg ody and fui'IC1ional opera11on d !he devica at these oc a11y Olhar 
condtions above !hose lndical:ed In 1he operadonaJ secllons d this 
speelialdon is not Impled. ExJ)OSII'e to absol~a& maximum ratilg 
conditions fer extended periods may affect relabity. 
RECOMMENDED DC OPERATING 
CONDITIONS 
Symbol Parameter Min. Typ. 
Vee Supply Voltage o4.5 5.0 
GND Supply Voltage 0 0 
VIH lnpt.t High Voi1J98 2.2 -






NOTE: 30110tb1 06 
1. V1L (min.) • - J.OV for pulse width less 1han 20ns, once per cycle. 
RECOMMENDED OPERATING 
TEMPERATURE AND SUPPLY VOLTAGE 
Grade Temperature GND vee 
Military -ss•c to+ 125°C ov 5V± 10% 
Commercial O"C to + 70"C ov 5V± 10% 
30110 lbl 08 
z 
F10422 












T1mmg Diagram represents one solution wh1ch results in an opt1mum cycle t1me T1m1ng may be changed to fit vanous app11cat1ons as long as tne worst case 
1tm1ts are not violated. 
4-35 
Fig. 1 AC Test Circuit 
- 2 v --vvv-~"1 
- 2 v -JV.I'v----4 
Notes 
All T:mmg Measurements Referenced to 50"/o of Input Levels 
CL : 30 pF :nclud:ng F:xture and Stray Capac:tance 
RL : 50 !l to - 2 0 V 
Fig. 2 Input Levels 
20% 
'I .i ------1.7 v 
- t, ,- t,: It= 2.5 ns TYP-t It -
4-34 
F10422 
Fig. 3 Read Mode Timing 




b Read Mode Propagation Dei<!Y from Address 
-A-DD_R_E_S_S--~~-·-~-------------------1 ~ IAA ___ __, •.,! 
DATA OUTPUT 
F10422 
DC Characteristics: VEE= -5.2 V, Vee= VeeA = GNO, TA oo C to + 75° C unless otherwise specified 1 
Symbol Characteristic Min Typ Max Unit Condition 
i1H Input HIGH Current 220 I.J.A V1N = V!H(max) 
ilL 
Input LOW Current. BSo- BS3 0.5 
I.J.A ViN = V1L(m1n) WE, Ao-A7, Do-03 -50 170 
lEE Power Supply Current -230 -180 mA All Inputs and Outputs Open 
' 
AC Characteristics: VEE= -5.2 V ±5%, Vee =VeeA = GND, Output Load =50 f1 and 30 pF to -2.0 V. 
TA = ooc to +75°C 
Symbol Characteristic Min Typ Max Unit Condition 
Read Timing 
lABS Bit Select Access Time 3.0 5.0 ns 
IRBS Bit Select Recovery Time 3.0 5.0 ns Figures 3a, 3b 
IAA Address Access Time2 7.0 10 ns 
Write Timing 
tw Write Pulse Width 7.0 5.0 ns 
to Guarantee Writing twsA = 1 ns Measured at 
twso Data Setup Time 1.0 0 ns Ftgure 4 50% of Input to 
prior to Write Valid Output 
!WHO Data Hold Time after Write 2.0 0 ns ( Villmax) for 
twsA Address Setup Time 1.0 0 ns VoL or V1H(m1n) 
prior to Write for VoH) 
IWHA Address Hold Time after Write 2.0- 0 ns 
twsss Bit Select Setup Time 10 0 ns 
prior to Write tw = 7 ns 
tWHBS Bit Select Hold Time 2.0 0 ns Figure 4 
after Write 
tws Write Disable Time 3.0 5.0 ns 
twR Write Recovery Time 6.0 12 ns 
lr Output Rise Time 3.0 ns Measured between 20% and 
It Output Fall Time 3.0 ns 80% or 80% and 20%. Figure 2 
CiN Input Pin Capacitance 4.0 5.0 pF Measured with a Pulse 
Cour Output Pin Capacitance 7.0 8.0 pF Technique 
1 See Family CharacteristiCS lor other de specifications 














The F10422 is a fully decoded 1024-bit read/write 
random access memory, organized 256 words by four 
bits. Word selection is achieved by means of an 8-bit 
address, Ao through A7. 
Four Bit Select inputs are provided for logic flexibility. 
For larger memories. the fast bit select access time 
permits the decoding of individual bit selects from the 
address without increasing address access time. 
The read and write operations are controlled by the state 
of the active-LOW Write Enable (WE) input. With WE 
held LOW and the bit selected, the data at Do- D3 is written 
into the addressed location. Since the write function is 
level triggered, data must be held stable for at least 
twso(m1n) plus tw(min) to insure a valid write. To read, WE 
is held HIGH and the bit selected. Non-inverted data IS 





The outputs of the F10422 are unterminated em1tt1 
followers, which allow maximum flexibility in choc 
output connection configurations. In many applic; 
it is desirable to tie the outputs of several F1 0422 
devices together to allow easy expansion. In other 
applications the wired-OR need not be used. In ei 
case an extemal 50 n pull-down resistor to -2 V o 







H X X L Not SE 
L L L L Write· 
L L H L Wnte · 
L H X Data Read 
-
Each b1t has Independent 65. D. and 0. but all have common WE 
L =LOW Voltage Levels= -1 7 V !Nom1nal) 
H =HIGH Voltage Levels= -0 9 V 1Nom1nall 
X = Don't Care 
Data = Prev1ously stored data 
Description 
The F1 0422 is a 1 024-brt read/write Random Access 
Memory (RAM), organized 256 words by four bits per 
word. It is designed for high-speed scratch pad, control 
and buffer storage applications. The device includes full 
on-chrp address decoding, separate Data input and 
non-inverting Data output lines, as well as four 
active-LOW Bit Select lines. 
• Address Access Time-10 ns Max 
• Bit Select Access Time-5.0 ns Max 
• Four Bits Can be Independently Selected 
• Open-emitter Outputs for Easy Memory Expansion 
• Power Dissipation-0.92 mW/Bit Typ 

















vee = P1n 24 
VccA = P1n 1 
VEE = P1r. 12 
Write Enable Input I Active LOW' 









256 x 4-Bit Static 
Random Access Memory 
F10K ECL Product 
Connection Diagrams 














The 24~prn flatpak verSion r:as tl'ie same pH'lOut c~.-. -:ect1ons as the 
Dual 1~-L1ne package 
Ordering Information 1 See SectiOn 5; 
Package Outline Order Code 
Ceramic DIP 6Y DC 
Flatpak 4V FC 
I 




9, 11, 13, 15 
19 




















0 0 ·03 
cs, 




























Chip select input (Active LOW} 
Data outputs 
Chip select input (Active HIGH~ 
Write enable input (ActiVe LOW) 
Output enable input (ActiVe LOW) 
5.0 V supply connection 
Ground connection (0 V) 
4-6 
AC Test Loading Condition (Figure 1) 
The following conditions apply to the· AC Pertormance Characteristics" 
indicated on pages 4-3 and 4-4. 
I
CL = Rz = 
30 pF 224 n 
::' -
Equivalent to: 
Output 0----m~--0 1.62 V 







AC Test Input Levels (Figure 2) 
The following conditions apply to the "AC Pertormance Characteristics" indicated on pages 4-3 
and 4-4. 
"f""""'""""" 
3.0 V pp l 
GND I l . l 





3.0 V pp \ 
I 1 90% 
GND .l... ..... T .. ··t 












--1 t-"- (Note 2: AC Pertorman"'"'--'1 
CN.rlll:lens11CS) 
Pin Number 





















" C\1 ,... (/) 
> 
AC Performance Characteristics - continued r1; 
(Over guaranteed operating conditions, GND = 0 V) 
2. Write Mode: 
Address 
4J · A7 
CS 1 ·CS2 Chp Select ___ , 
Do ·D 3 
Data In 
14--------- t we -------~ 
Data 
Outputs 
Oo· 0 3 
_______ :_ --------~-'z_w_s~~~~~9+i :wR=k .... __ _ 
6 ns 5ns 4ns 
Paramters Description Min Max Min Max Min Max 
twc Write cycle time 6 - 5 - 4 -
tzws (2) Write disable to HIGH Z - 5 - 4 - 3.5 
fWR Write recovery time - 4.5 - 3.5 - 3 
t (3) Write pulse width 4 - 3 - 2.5 -w 
twso Data setup time prior to write 0 - 0 - 0 -
t.,.,.o Data hold time after write 2 - 2 - 1.5 -
tWSA (3) Address setup time 0 - 0 - 0 -
t-.. Address hold time 2 - 2 - 1.5 -
' 
twscs Chip select setup time 0 - 0 - 0 -












Notes: 1) Test conditions assume signal transition times of 3 ns or less. Timing reference levels of 1.5 V and output loading 
of the specified IOLIIOH and 30 pF load capacitance as in figure 1 on page 4-5 
2) Transition is measured at steady state HIGH level-250 mV or steady state LOW level +250 mV on the output 
from 1.5 V level on the input with load shown in figure 1 on page 4-5 
3) tw measured at 'ws-~ =min; 'ws-~ measured at tw =min 
VITESSE 4-4 
AC Performance Characteristics (tJ 













Oo· 0 3 
Description 
Read cycle time 
Chip select time 
Chip select to HIGH Z 
Output enable time 
Output enable to HIGH Z 








6,. s,. 4,. 
Max Min Max Min Max Units 
- 5 4 ns 
4 - 3.5 2.5 ns 
5 
- 4 3.5 ns 
4 - 3.5 2.5 ns 
5 - 4 3.5 ns 
6 - 5 4 ns 
Notes: 1) Test conditions sss1111e signal transition limes of 3 ns or less. Timing reference levels of 1.5 V and output loading 
of the specified 101../IOH and 30 pF load capacitance as in figure 1 on page 4-5 
2) Transition is measured at steady state HIGH level-250 mV or steady state LOW level +250 mv on lhe output 








t::; Truth Table 
N 
~ 
" N ~en 
> 
Inputs 
OE cs, CS2 WE 
Output Mode 
X H X X HIGHZ No
t Selected 
X X L X HIGHZ N
ot Selected 
L L H H DOUT 
READ 
X L H L HIGHZ 
WRITE 
H X X X HIGHZ Ou
tput Disabled 
H = HIGH Voltage Level (2. 4 V) 
L =LOW Voltage Level (0.4 V) 
X= Don't Care (HIGH or LOW) 
HIGH Z = High-lmpedence 
Absolute Maximum Ratings rt> 
Power Supply Voltage (Vee) ....................................................... ·······················
··········· 
Input Voltage Applied, (VJN) ................................................................................
.... . 




Output Current, (/00rl· (DC, output LOW) ..................... . 




~::g:e~:~~~~~~~~~(~:j :.~~-~.:::::::::::::::::::::.·:::::::·:::::::::::::::::.·.·:::.·:::::::::::::.·::.··:.· .. 
Recommended Operating Conditions 
Power Supply Voltage, (V ccJ ................................................. . .....
............
... . 
Operating Temperature Range 1
21 . ...•........................................................................ 
..............
.. -O.S V to +6.0 V 
. ........ -10 V to +7.0 V 
. ..... -30 to +30 mA 
. ...........




.. -sse to + 12S°C 
.. -6S 0 to + 1sooc 
. ...... 4.75 to 5.25 V 
. ...........
....... 0° to +70°C 
NOTES: (1) CAUTION: Stresses listed under "Absolute Maximum R
atings· may be applied 10 dev1ces one at a tJme without 
causing permanent damage. Functionality at or above the v
alues listed is not implied. Exposure to these values tor 
extended periods may affect devfce reliability. 
(2) Both lower and upper limits of spedfication are case temperatures. 
DC Characteristics (Over recommended operating conditions) 
Commt~rclal Rang~~ 
5,6 ns 4 ns 
Param11t11rs Dt~scrlptlon Min
 Max Min Max Tsst Conditio
ns 
VOH Output HIGH voltage 2.4 v -
2.4 v - Vee =MIN, IOH = -5.2 mA 
VOL Output LOW voltage -
0.5 v - O.S v Vee= MIN, J0 L = s.o mA 
v,H Input HIGH voltage 2.0 
v - 2.0 v ' -
VIL Input LOW voltage -
0.8 v - 0.8 v 
l,x Input LOAD current -10
0 J.LA 100 J.LA -100 J.LA 100 J.LA GND s; V1N s vee 
VCD Input diode clamp voltage (I) -1
.0 v vee+1 -1.0 v vee +1 /1N
 = ± 30 mA 
1oz Output current (HIGH-
Z) -1.0 mA 1.0 mA -1.0mA 1.0 mA 
VOL S VOUT S VOH 
Output Disabled 
1ee Power supply curr
ent (from V cc) - 2SO mA - 3SO mA 
Vee= MAX. 'our= o mA 
Notes: (1) Clamped by input Schottky diodes to GNO and V cc 
VITESSE 4-2 
VS12G422T 
256 x 4 Static RAM 
Features 
• 256 words by 4-bit static RAM for cache and 
control store applications 
• Very fast: Choice of 4, 5, and 6 ns maximum 
address access times 
• TIL compatible inputs and outputs 
• Single +5.0 Volt power supply 
Functional Description 
• Very low sensitivity to radiation 
• Standard 22-pin DIP 
• Fully static operation -equal access and 
cycle times 
• Pin compatible with standard silicon -422 
and -122 products 









The Vitesse VS12G422T is a very high 
speed, fully decoded 1 024-bit read write static 
random access memory organized as 256 
words by 4 bits. All inputs and outputs of this 
RAM is TIL compatible and operation is from a 
standard +5.0 Volt power supply. 
DIP. Refer to Section 6, "Packaging· for a 
4 complete description of this package. 
Fully static asynchronous internal circuits 
are used, which require no clocks or refreshing 
for operation. Memory expansion is provided 
by an active LOW chip select input (CS,), an 
active HIGH chip select input (CS2 } and three-
state outputs. Due to its static operation, the 
VS12G422T offers equal read and write cycle 




The high speed and standard pinout of the 
VS 12G422Tmakes it ideal for both existing and 
new designs in cache memory, signal proces-
sing, and video applications where access time 
is the critical parameter. The low sensitvity to 
radiation of this product makes it highly suitable 
for aerospace applications where high radiation 
tolerance is ne((essary. The VS12G422T is 
fabricated in gallium arsenide using the Vitesse 
H-GaAsn.~ E/0 MESFET process which 





[!]j 36 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE 
t -N0.1 IDAREA 





1. Index araa: A notch or a pin one idantlflcatlon mark shal be locat· 
ed edj8cent to pin one and sh811 be loca18d wkhl'l the sheded 
area shown. The mall.lacnxer's ldertHicatlon shall not be usad 
as a pin one idenlflcatlon mart. Altarnataly. a tab (dmanslon k) 
may be U98d 10 idertlfy pin one. 
2. If a pl'l one iderdlcatlon martt Is used 1'1 addtlon l:l a tab, !he 1m-
Its d dimension k do not apply. 
3. This dmenslon allows for otr-cerur ld, meriscus, and gass 
OV&rTUl. 
4. Dimensions b 1 and cl apply 10 lead basa mata1 orty. Dimension 
M applies to lead pitltilg and !Irish d'llelcness. The ma.xim.ln 1m-
Its rA lead dinansions b and corM shall be measured at 1hG cen-
troid rA the finished lead !Ufaces, when 90ider dip 01 ti'a plal8 
lead finish Is applied. 
5. N Is lhe maxiTun I'UTlber d larri'lal poshlons. 
6. Me8SI.I8 dimension S 1 at al fotl' comers. 
7. For boltom-brazed Ieee! packages. no organic or polymeric mare-
rials shal be molded to the bottom d the package to CCN«Iha 
leads. 
8. Dimension Q shal be measured at the point d exl (beyond the 
rneniscl6) of the lead from the body. Dimension Q mi'linun 
shal be reduced by 0.00151nch (0.0311mm) maxlnun when sol-
der cip lead !Irish Is appled. 
9. Oimenslonilg and tolerandng per ANSI Y14.5M • 1982. 







































MIN MAX NOTES 
3.51 . 
0.15 0.33 
0.15 025 . 
0.10 0.28 
0.10 o.zo 




0.76 . 7 
0.&4 BSC . 
. 
6.10 7.11 
0.66 1.14 8 
0.04 
36 
Rev. o 511819<4 
Spec Number 518729 
Metallization Topology 
DIE DIMENSIONS: 
313 X 291 X 21 ±1nils 
METAWZATION: 
Type: AJ/Si/Cu 
Metal 1 Thickness: 7500A ±"&A 
Metal 2 Thickness: 10kA ± 2kA 
Metallization Mask Lllyout 











Thickness: 8kA ± 1 kA 
WORST CASE CURRENT DENSITY: 
1. 5 x 1 oS Ampslcm2 
H5-&56-47RH 
Q 
.. N c 
• 
N ~ ... > w c c 













HS·65847 RH (SK x 8 TSOS4 SRAM) 28 LEAD CERAMIC DIP 
VDD 
NOTES: 
1. VDD • 5.5V ± O.SV 
R •101<.0 i 10% 
--
2. Group E sample size Is two dlelt¥afer. 
Test Patterns 
MARCH (II) PATTERN 
NC--i~ NC 
,.. ~ 2 A12 























After a backgroll'ld of zeros is written, each cell (from begin· 
ning to end in sequence) is read, written to a one and 
reread. When the may Is ful rX ones each cell (from the end 
to the begnning) is reacl. restored to a zero and reread. 
After this the paUem is repeated blt with complemented 
data. 
MAS EST PATTERN (MIJtlple Address Select Pattern) 
A checkerboard pattern is written into the memOfY. Then the 
first cell is read, then b binary address complemert is react 
The second cell is read and then its binary address comple· 
mentis read. This pattern of incrementing the adc:tess and 
then readng its bin!~)' adc:tess complement is repeated until 
the entire memory Is read. 
Tlis is then repeated but using a checkerboard bar pattern. 


















E1 ~ ~ ... 
007 ';i 
~ 
DQI '1i , .. 
r--
DQI 'i1 
1:::: 004li , .. 
DQ3c,; 
.... 
each other cell in the row. The test cell is then rewritten back 
to a zero. The test cell is then incremerted and the 
sequence is repeated until all cells in the memory have been 
used as a test cell. 
This is pattern then repeated l:lJt using complemented data. 
GALCOL PATTERN (Column Galloping Pattern) 
Mer a backgroll'ld of zeros is wrnen irto the memory a one 
is written irto the first cell. It is then read alternately with 
each other cell In the col~.~nn. The test cell Is then re'Mitten 
back to a zero. The test eel Is then Incremented and the 
sequence Is repeated until all cells In the memory have been 
used as a test cell. 
This Is pattern then repeated but using co"'4'1emented diU. 
CHECKERBOARD PATTERN and CHECKERBOARD 
BAR 
After a background of zeros Is written lrto the memory a one A checkerboard is written (101010) into the memory and 
Is written irto the fi"st cell. It Is then read alternately with then the pattern is read back. This is then repeated b~.t usilg 
co~Jl)!emented data. 




HS-&SI47RH 28 LEAD FLATPACK AND CERAMIC DIP 
VDD 
1 21 
NC- NC YDO 
F1J 2 27 A12 w FO 
fl J A7 E2 21 
4 a 





I 23 Fli M A11 F1 :r 
F~ 7 22 AJ G Fll I Z'l 
n A:l A10 F 
.. 
I 20 F2 A1 E1 
, 
10 R2 11 
F1 NJ DQ7 11 ·vvv-liZ F14 liZ 11 
F14 DQII DQI m 
R2 12 11 ·~IU F14 DQ1 DQi 11 ·vvv-IIZ F14 R2 1J 
F14 DQZ DQ4 F14 
14 1!i R2 





2. R- 101<0 :t 10%, except R2- 47ka :t 10% 
3. VIH: VDO :t 0.5V, VIL: 0.4V :t 0.4V 
4. FO • 100kHz± 10%, 50% Dt.ly Cycle 
5. F1 • FM; F2 • F112; F3 • F212; ... F14 • F1312 
6. FO • lnvertad FO 
HS-85U7RH 31 LEAD FLATPACK 
Lvu 'ISS 31 
2 YDO YDO :IIi 
l 
IIC- IIC IIC ~IIC 
F1J 
4 w JJ A12 
li J2 
,.,. 
Fl . A7 E2 
• l1 Fl AI AI 
30 '" 1 ,. Ali M 
I Zl 
,. 
Fli A4 An . 
F4 I Al ii Zl 
10 27 F:J A2 A10 
F2 
, 
A1 fi • 
12 21 liZ F1 All DQ7 21 ...... R2 
F14 R2 1J DQO DQI 
F14 R2 14 DQt DQi D 
,. R2 
F14 R2 11 !I DQr DQ4 .. 









1. VDD • 5.5V Mn 
Z. R •101<0 :t 10%, except RZ • 4.7k0 :t 10% 
3. VIH: VOD :1: 0.5V, VIL: 0.4V :1: 0.4V 
4. FO ·100kHz :1:10%, 50% Dt.ly Cycle 
S. F1 • FOf2; F2 • F112; F3 • F2/2; ... F14 • F1312 
















HS-IS&47RH 28 LEAD FLATPACK AND CERAMIC DIP 
LDO 
, 21 
IIC- IIC VDD 
2 
A12 w 27 
3 
A1 E2 21_ ... 
4 21i .. AI AI 
li 24 Ali AI 
I n •• A4 A11 
7 G 22_.. AJ 
I 
21 ....... A2 A10 
• 20 A1 E1 
10 
r-!!-IIC All DQ7 
11 ~IIC NC- DQO DQI 
12 rE--liC NC- DQt DQii 
1J ~IIC NC- DQr DQ4 




1. VDD • 5.5V Min 
2. R • 10kn :1: 10% 
HS-15647RH 31 LEAD FLATPACK 
VllD 
1 31 YSS YSlll 
2 
VllD VllD li 
J ~NC IIC- IIC NC 
4 w D _...,._ A12 
i 
A7 E2 J2 .AAoL 
• :n _ ...... AI AI 
1 30_ ... 
•• I 
116 AI 
A4 A11 21 •• 
I 
A3 "C" a •• 
10 Z7 ••• A:l A10 
11 fi 11_., ..... A1 
12 
AD DQ7 ~NC 
1J ~NC IIC- DQO DQI 
14 
,.!L- NC IIC--;j"" CQ1 DQii 
IIC---;;- DQZ DQ4 ~IIC 
IIC- NC DQJ ~NC 
11 1!11 VllD VDO 




1. VDD • 5.5V Min 
2. R • 10kn :1:10% 




HS.e5647RH TYPICAL PERFORMANCE CHARACTERISTICS 
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Spec Number 518729 
HS-65647RH 
Timing Waveforms (Continued) 
~---------------- TA~ ----------------~ 
--TAVEtL --.------ TEtLE1H ------!oooi4-TE1HAX--. 
w~ '------+---- TAVEZH ------------~ 
: llif-:;::-:::;-: ------t:~)ooi•-~~~==-TO-VE-tH--~-----~=·:_' _TE_1H-DX-~l-:-:;:;-:;:-;:;:-;:;:-;:;-:;:;-:;:;-:;::, 
FIGURE 4. WRITE CYCLE II: EARLY WRITE· CONTROLLED BY E1 
+------------------ TA~ ----------------~ 
A 
:--TAVEZH-.j!-4----- TE2HE2L ------+-TE2LAX--




RGURE 5. WRITE CYCLE Ill: EARLY WRITE- CONTROLLED BY E2 





a __ ........................ ~~~~-----D~A~JA_, _____________ ~~~~~~--------~DA~f~A~z ............ ~)O(X)O¢(~~~ 
A X 




1---- TE1LQX '=---t 
E2 :;:::::::::::::::::::·· I 
TEZHQV ------ilo-1 














A )( oc 
-
TAVWL 14-------- TWI...WH ------...-J lWHAX 
-
w 
[1 ::::::::::::::::::::: .. 
E2 ·: ·::: :: ·: ·: ·:·:·:·:·· 
D 
- lWLQZ 
Q J(J(J(J[J(l(J[J[J[J(J[J[J[J[J(J[J[J( J[J[l(J[J( 
I 
FIGURE 3. WRITE CYCLE 1: LATE WRITE 
Spec Nurrber 518729 
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HS-65647RH 
Harris Space Level Product Flow -8 
GM1MA Radiation Verification (Each Wafer) Method 1019, 
2 Samples/Wafer, 0 Rejects 
Periodic- Wire Bond Pull Monitor, Method 2011 
Periodic- Ole Shear Monitor, Method 2019 or 2027 
100% Internal Visual Inspection, Method 2010, Condlion 8 
100% Tel'f1)el'ature Cycle, Method 1010, Condition C, 
10 Cycles 
100% Constant Acceleration, Method 2001, Conation per 
Method 5004 
100% External Visual 
100% Initial Electrical Test 
NOTES: 
100% Dynamic Bum-In, Condition D. 160 Hours,+ 125°C or 
Equivalert, Method 1015 
100% Interim Electrical Test 
100% PDA. Method 5004 (Note 1) 
100% Final Electrical Test 
10096 Fine/Gross Leak, Method 1014 
10096 External Visual, Method 2009 
Sallllle • Group A, Method 5005 (Note 2) 
Sallllle • Group 8, Method 5005 (Note 3) 
Sallllle - Group C. Method 5005 (Notes 3 and 4) 
Sal!llle- Group D. Method 5005 (Notes 3 and 4) 
100% Data Package GeneraOOr! (Note 5) 
1. Falhses from Slilgro'-" 1, 7 a~t~ used for calculating POA. The maxhrum alowable PDA- 5%. 
Z. Alternate Group A t8Sii'lg may be performed os elowed by MIL-STD-883, Melhod 5005. 
3. Croup B. C and 0 lnspectlonsa~t~ opdonal andwll ~be performed 1.11less required by the P.O. When raquirad.lhe P.O. shoUd i1dude 
separate lne llsms for Group B Tes. Group C Tes. Group C Sanples, Group 0 Te~ end Group D Semplea. 
4. Croup C and/or C~ D Generic Data. as dGfMd by MIL-I-38535. Is optional and wil not be supplied Lliess raqt.irad by lhe P.O. When 
required, the P. 0. should Include e sepiiRite lne item for Group C Generic Dete tnd/or Group 0 Generic Dete. Generic data is not guar-
arl.88d to be available and is therefore not available In all cases. 
5. Da1e Package Con1ents: 
• Cover Sheet (Harris Name and/or log), P.O. ~ CUstomer Part Nlll'iler. Lot Data Code, Harris Part Nlll'iler. Lot ~. Quantly). 
• GAMMA Radla11on Report. Corulns Cover pege, dlsposidon. Rad Dose. Lot Nunber, Test Package used, Sped'lc811on Nunbera. T• 
eqt.ipmem. etc. RadlaUon Read and RGcord data on fie at Harris. 
• Sereering. Elec:trlall. and Group A allribues (Scnlenlng aurlli.IBS begin etter packege see!). 
• Croup B. C and D aurllll9S and/or Generic data Is Included when reqt.irad by the P.O. 
• The Cenrlalte of CortOITTlllllCe Is e pert~ the shipping iwolce end Is not pert ~ lhe DaUI Book. The Cenllc8te ~ Corlonnance Is 3lgled 
by an auhoriZ&d Qualty Representative. 
Spec Nurrber 518729 
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Harris Space Level Product Flow -Q 
Wafer Lot Accep131ce (All Lots) Method 5007 
(Includes SEM) 
GM1MA Radiation Vertflcatlon (Each Wafer) Method 1019, 
2 Samples/Vo/afer, 0 Rejects 
100% Nondestructive Bond Pull, Method 2023 
Sample. Wire Bond Pull Monitor, Method 2011 
Sample • Die Shear Monitor, Method 2019 or 2027 
100% Internal Visual Inspection, Method 2010, Condlion A 
100% Temperature Cycle, Method 1010, Condition C, 
10 Cycles 
100% Constant Acceleration, Method 2001, Conation per 
Method 5004 
100% PIND, Method 2020, Condition A 
100% External VISual 
100% Serialization 
100% Initial Electrical Test (TO) 
100% Static Bum-In 1, Condition A or B, 72 Hours Min, 
+1250C Mn, Method 1015 
NOTES: 
100% Interim Electrical Test 1 (T1) 
100% Delta Calculation (TO·T1) 
100% PDA 1, Method 500~ (Note 1) 
100% Dynamic Bum-In, Condition D, 2~ Hours,+ 1 25°C or 
EqLivalert, Method 1015 
100% Interim Electrical Test 2(T2) 
100% Delta Calculation (TO·T2) 
100% PDA 2, Method 500~ (Note 1) 
100% Final Electrical Test 
100% Fine/Gross Leak, Method 1014 
100% Radiogra~ic (X-Ray), Method 2012 (Note 2) 
100% External VIsual, Method 2009 
Sa!r4'1e . Group A, Meltlod 5005 (Note 3) 
Sample · Group B. Meltlod 5005 (Note 4) 
Sa!r4'1e · Group D. Meltlod 5005 (Notes 4 and 5) 
100% Data Package Generation (Note 6) 
1. Faik.ns from 91J:lgroup 1, 7 arxl detas- used lbr calculatrlg POA. The maxi nun a towable PDA • S'lf. with no more lhl!n m of the 
faltns from su~ 7. 
2. Radiog"aphic (X·Ray) inspection may be performed at any point altar !MII"illllization as a lowed by Melhod soo.4. 
3. Alt.9nwa G~ A l85lilg may be perfooned as slowed by MIL·STD-883, Method 5005. 
4. Group Band D inspealons are opdonaland wll not be performed l.l"lle!ls required by the P.O. When required, the P.O. shoi.KI inckJde 
saparata lne Items for Group B Test. Group Sa~ Group 0 Test and Gro14> 0 Sanples. 
5. Group 0 Genel1c Data. as defined by MIL-1·38535, Is optional and wll not be supplied unless n~quhd by the P.O. When recp-ed, tha 
P.O. should Include a separate lne lam for~ 0 Genaric Data. Genaric data Is not guarart.eed to be available and Is therefore not 
avaiable in all cases. 
6. Data Package Cor1sr1s: 
• Cover Sheet (Harris Name andJor Logo, P.O. NLmber, Cu9Dmer Part Nt.mber; Lot Data Code, Harris Part Nt.mber, Lot NLmber, Quantly). 
• Wthr Lot Acceptance Report (Meltlocl 5007). lncLdes reprodl.ldlons d SEM phofos "WI1h percerl of srsp COIIIIrag&. 
• GAMMA Radiation Report. CorUins Cover paga, d~ Rad Dose, Lot t-l..mbar, Test Package used, Specft:adon tbnbers. Ta 
eqlipment. 8IC. Radiation Read and Record dara on fie at: Hanis. 
• X-Ray report and flm. Includes peneii'Oill8C8I m&aSl181T181115. 
• Scnilening. Electrical, and~ A 81111bl.las {Seraeni1g aarllW~S begin al'lar package seal). 
• Lot Serial Nurrt>er Sheet (Good Iris SGrial rurber and kX rmtler). 
• VeMbles Oat.e (AI Delta operations). Dat.els ldendfled by serial r41mber. Oeta header Includes kX runber and date dtest 
• Gro1.41 B and D aarbles and/or Generic dala Is h:uted when mqlked by 1he P.O. 
• The Canrlc:ate of Corlormn:e Is a part of the shipping lrNoice and is not pert of the Oat.e Book. The Certllc8te of Corlo!TTllnC8is sigled 
by an auhorlzed Qualty Rapresaratlva 
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TABLE 5. BURN-IN DELTA PARAMETERS (+2S0C), GROUP B. SUBGROUP 5 
PARAMETER SYMBOL DELTA UMITS 
Standby Supply Clrrart IODSB ±15011A 
Hlgll~ ()l.(pt.t Leakege Cl.mlnt IOZH,IOZL ±211A 
ln!)la Lea~ C1.11ent IIH.IIL ±150nA 
Low Lave! Ol.dput Votaga VOL :t60mV 
Olnpll Hgh Voltage VOH t150mV 
TABLE 6. APPUCABLE SUBGROUPS 
GROUP A SUBGROUPS 
CONFORMANCE MIL·STD-883 RECORDED RECORDED 
GROUP METHOD TESTED FOR -Q FOR..Q TESTED FOR -8 FOR-8 
lnllal Test 100%5004 1. 7, 9 1 (Nota 2) 1, 7,9 
lrtarim Test 100%5004 1, 7. 9, A 1, A {Note 2) 1, 7,9 
PDA 100%5004 1, 7, A 1, 7 
Final Test 100%5004 2. 3, 8A. 88. 10, 11 2. 3, 8A. 88, 10. 11 
Group A (Note 1) Sample 5005 1, 2, 3, 7, 8A. 88, 9, 10, 11 . 1, 2, 3, 7, 8A. 88, 9, 
10, 11 
~~85 Sample 5005 1. 2. 3, 7, 8A. 88. 9, 10. 11,4 1. 2, 3, 4 (Note 2) NJA 
Siilg~ 88 Sample 5005 1, 7, 9 NJA 
Groupe Sampl&5005 N/A N/A 1. 2. 3, 7. SA. 88. 9. 
10,11 
Group 0 Sample 5005 1, 7, 9 . 1, 7,9 
CroupE.~2 Sample 5005 1. 7. 9 1. 7.9 
NOTES: 
1. AltsrTW8 G1'"01.41 A I.8Sii'lg In accordance~ MIL-STD-883 method 5005 may ba exercised. 
2. Tabla 5 paramalo8rs only 
Spec Nurrber 518729 
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TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued) 
LIMITS 
PARAMETER SYMBOL CONDITIONS NOTES TEMPERA TIJR£ MIN MAX UNITS 
Writa E118ble High to Oli- TWHQX VDD • 4.SV and S.SV 1 -550C S TA S +12S0C 0 - liS 
pc.1 ON 
Chip Enable to Ot.lput ON TE1LQX VDD • 4.SV and S.SV 1 -ssoc s TA s +12SOC 0 ns 
TE2HQX 
OUtpll Enable to OUtpll TGLQX VCO • 4.5V and 5.5V , -550C ~TA ~ +1250C 0 ns 
ON 
Chip Enable to OtJput In TE1HQZ VDD • 4.5V and S.SV , -550CSTAS+1250C - 15 ns 
HlglZ TEZLQZ 
OUtpll Disable 10 OLcpl.lln TGHQZ VDO • 4.5V and S.SV 1 -SSOC STA s +12SOC - 15 ns 
High Z 
Outp~.a Hold from Address TAXQX VCO • 4.5V and S.SV 1 -SSOC sTA s +12SOC 0 liS 
Change 
NOTES: 
1. The parameters lslsd are caval led via deslgl or process pan.unetsrs an:! are n<X directly tested. These parameters ara 
cha~rtzed upon lrilid desigl relea$8 and ~ desigl chenges which 'WOUld affect 1hese ehai'IIClerisdcs. 
Z. Apples to DIP dwice ~ Oily. 
3. Apples 10 Flalpack. devlc:e typeS only. 
4. All measuremer1S referenced to dwice GND. 
TABLE 4. POST 300K RAD DC ELECTRICAL PERFORMANCE CHARACTERISTlCS 
LMITS 
PARAMETER SYMBOL CONDI110NS TEMPERATURE MIN MAX UNITS 
Standby 51.4Jply curen. IDDSB VDO • 5.5V, 10 • 0mA. E1 • VDD, +25°C - 10 rnA 
E2 • OV. 'v1 • VOD or GNO 
Enabled 5l.WIY C1.11"Grt lODEN VCO • 5.5V, 10 • omA. E1 • O.OV. +Z5°C 82 mA 
E2 • VDD, VI • VDO or GND 
Operamg ~ply CI.I'I"Gn IOOOP VCO • 5.5V, 10 • omA. f • ZMHz. +Z5°C 100 mA 
(Note 2) E • OV.VI• VDO or GND 
Data Rat.artlon Supply Cl.mlrt I ODOR VOO • Z.OV, 10 • 0mA. E • VDD +25°C 6 mA 
NOTES: 
1. DC pararnecers noc bted In ttis table are~ at 1he +250C pre-Irradiation test llmilS. AI AC parame1ers are 18st8d at 1he +Z50C pre-
lrradlaUon tast lints. 
Z. Typical IDDOP derati'lg • 31'1'1M.tHz (31M lnaease In IDDOP per 1MHz Increase 11'1 address frequency.) 
Spec Nurrber 518729 
5 
Specifications HS-65647RH 
TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS 
UMITS 
(NOTES 1, z. 3) GROUP A 
PARAMETER SYMBOL CONDITIONS SUBGROUPS TEMPERATURE MIN MAX UNITS 
Address Access Time TAVQV VDD •4.SV 9, 10, 11 -ssoc .• 2sOC, .asoc, +12SOC so ns 
OUtplt Enable Acce$s nne TGLQV VDD •4.5V 9, 10, 11 -5~.+250C, +85°C. +1ZSOC 15 ns 
Chip Enable Access llma TE1LQV VDD•4.5V 9, 10, 11 -5~.+250C,+85°C, +12SOC . so ns 
TEZHQV 
Write Recowry Tlma TWHAX VDD•4.5V 9, 10, 11 -5~.+25~. +B5°C, +12SOC 0 . ns 
TE1HAX 
TE2LAX 
Chip Enable 10 End-of-Writ9 TE1LE1H VDD •4.5V 9, 10, 11 -550C,+25~. +85°C, +125~ 35 ns 
TE2HE2L 
Address~ Time TAVWL VDD •4.5V 9, 10, 11 -550C,+25~. +85°C. +125~ 5 ns 
TAVE1L 
TAVE2H 
Wrte El'll!lble Pli!l8 Width TWLWH VDD •4.SV 9, 10, 11 -ssoc .• zsoc .• as0 c, .12SOC 25 . ns 
Data Setup Time TDVWH VDD •4.SV 9, 10, 11 -550C,+250C. +85°C, +1ZSOC 30 ns 
TDVE1H VDD •4.5V 9, 10, 11 -550C,+25~. +85°~ +12SOC 30 . ns 
TDVE2L 
Dala Hold Time TWHDX VDD •4.5V 9, 10, 11 -550C,+250C. +85°C. +12SOC 0 ns 
Address Hold nne TAVE1H VDD •4.5V 9, 10, 11 -s~ .• zsoc. +85°C, +1250C 40 ns 
TAVE2L 
TE2LDX VDD •4.5V 9, 10, 11 -s~. +25~. +B5°C, +125~ 0 . ns 
TE1HDX 
NOTES: 
1. AC maaSli'GITlEHI:S tested at worst case VDD. Guarar1&ed OVfK U operatilg range. 
2. AC measurements assune transition dme s; 5ns: In pt.« levels • o.ov tD VDD; drt*lg reference levels • 2. OV: oL«pt.« loed • 1 TTL eqlivelent 
bad and CL 0! 50pF. for CL > 50pF. access tines arG deratad 0.15nslpF. 
3. For lining waveforms. see Low Voltage Dala Retenllon 8nd ReadfNr1te Cycles. 
TABLE 1 ELECTRICAL PERFORMANCE CHARACTERISTICS 
LIMITS 
PARAMETER SYMBOL CONDITIONS NOTES TEMPERA lURE MIN MAX UMTS 
IJ1U Capacitance CIN VDD • Opel\ f • 1 MHZ 1. 2. 4 TA. +25~ 12 pF 
VDD • Open. f • 1 MHZ 1, 2, 4 TA- +250C . 12 pF 
IJO Capacitance CliO VDD • Open. f • 1 MHz 1, 2, .. TA • +250C . 12 pF 
VOO • Open. f • 1 MHz 1. 2. 4 TA- +250C 12 pF 
Wrta Enable to~ In TWLQZ VOO • 4.5V and 5.5V 1 -550C s TA s + 12SOC . 10 ns 
Hlg'IZ 
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Absolute Maximum Ratings 
Supply Volt8ge ..................................... +7.0V 
lnpll. OU!pllor 110 ~ ............ GND-0.3Vto VD0+0.3V 
Storage Tempera!ISB Rarge ................. -&SOC to + 1 SOOC 
Junctlon Tempen~tln .............................. +175°C 
LGad TempGI'atl.J'Q (Sok!Qrh;;l 1 OS) .................... + 30CfC 
Typical Den!!ti'lg F&GtOI' ............ 3mAIMHz Increase In IDOOP 
ESD Classification ................................ Class 1 
Reliability Information 
The rTT~e 1 Reslst.ence e .JA ex: 
281...9ad SBDIP Package............. 4SOCIW B.rf'CfN 
28136 Lead Ceramic Flatpack Package.. 53.40CfN 7.40CfN 
Maximum Package Power DissipAtion at ... 12SOC Amblert 
28 LGad SBDIP Package ........................... 1.11W 
28136 Lead Cen!!mlc Flatpaek Paclt8ge ................ 0.9<4W 
If device poov91' exceeds package dissipation capabity, provide heat 
sinking CJ' derate lnearty at th& folowi'lg rata: 
28 Lead SBDIP Package ....................... .'l2.2mW/C 
28136 Laad CeraiTic Flatpack Package ............. 18. 7mW/C 
CAUTION: Shs$8$ aoow rt.osa listfld in "Absdultl MaXimum Rllfings" msy CIIU5II permllflQt)( damage to m. diWial. This iS a S1leSS only rartng and C(»f'afion 
of !h-. deVic. er ~ or any «tw ~ tlbcW rhO• indic4f.t il1 1M op«'8licnttl ,.;don, of~ p bif.i:x1 i$ n« impHd. 
Operating Conditions 
Operating Voltage Range (VOD) .....•......... +4.5V to +5.5V lnpt.a Hlgl Voll'aga (VI H) •.••......•.....•••••. 0.8VDD to VDD 
Operating T~li.n Range (T,.) ............ -SSOC to +125°C Delli Ratanlon Supply Voltage ......................... 2.0V 
lll)ll Low Voltage (VII..) . • . . • . • . . . • • • • • . • . . • • • OV to +0.2VDD lnJ)ll Rise and Fall Tine .......................... 40ns Max. 
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS 
(NOTE 1) GROUP A LIMITS 
PARAMETER SYMBOL CONDITIONS SUBGROUPS TEMPERATURE MIN MAX UMTS 
High Laval OlJpt.a VOH VDD • 4.5V, 10 • ·SmA 1, 2. 3 -55°C, +250C, VDD· . v 
Volaga VI • VDD or GND +850C,+1250C 0.4 
I.DwL&Y81~ VOL VDO • 4.5V, 10 • 8.omA . 1, 2, 3 -55°C, +ZSOC, . 0.4 v 
Volaga VI • VDD CJ" GND +850C, +1250C 
Hl\tllmpedance OLqU IOZLor VDD • 5.5V, VO • GND or 1, 3 -ssoc. +250C ·10 10 ~ 
Leakage Cumrt IOZH VDO, VI • VDO CJ' GNO +85°C E1• VDD, E2 •OV 2 -30 30 lolA 
2 +1250C -60 60 ~ 
lnp~ Leakage Cui'T8rt IIH or Ill VDO • S.SV, VI • VDD or 1, 2, 3 -55°C, .,.zsoc. -1.0 1.0 IIA 
GND +850C. +1250C 
Standby Supply Curart IDDSB VDD • S.SV, 10 • OmA, 1, 3 -ssoc. +25°C . 500 IIA 
(Nota 3) VI • VDD or GND 
+85°C mA E1 • VDD. E2 •OV 2 
. 4 
2 +1250C 10 rnA 
EJ'lllble Supply Cl.l'l1tl"t lODEN VDO • S.SV, 10 • 0mA. 3 -ss0c . 77 mA 
VI • VDD or GND 1 +25°C 73 mA E1 • O.OV. E2 • VDD 
. 
2 +85°C, +125°C - 64 mA 
Operati1g ~ly IDDOP VDD • S.SV. 10 • omA. 3 -55°C 100 rnA 
Cumnt (Nota 2) VI • VOD « GND. 1 +25°C 86 mA E2 • VDD, E1 • OV, .
 
r- 2MHz 2 +850C, +1250C . 75 mA 
Data Ratandon Supply IDDDR VDO • 2.0V, 10 • 0mA. 1, 3 -ssoc. +250C . so lolA 
CI.IT8I1t VI • VDD or GND +85°C 1 mA E1 • VDD, E2 • OV 2 
2 +1250C . 4 mA 
FI.J'lCtlonal T asts FT VDO • 4.5V and 5.5V 7, SA, 88 -55°C, +250C, . -
VI• VDD orGNO, f • 1MHz • asoc .• 12SOC 
Noise IITII1U'llty FN VDO • 4.5, VIL • 0.2 VDO 7,8A,8B -55°C, +ZS"C, . . -
FU'lC1ionfll Test VIH • 0.8 VDO, f • 1 MHz • ssoc .... 12SOC 
NOTES: 
1. All voltages referanc:ed 1D device GN D. 
2. TypicaiiDDOPderamg • 3mAIMHz (3mA lnaeasa In IDDOP per 1MHz increase In address frequency.) 
3. In order for this davie& to be In low power stan<lly mode. E2 ITIJ9l be disabled (low). 




HS1-15147RH 28 LEAD CERAMIC DUAL-IN-UNE HS9-15147RH 28 LEAD CERAMIC METAL 
SEAL FLATPACK PACKAGE (FLATPACK) 
MIL-STD-1835 CDFP3-F28 
METAL SEAL PACKAGE (SBDIP) 
MIL-STD-1835 CDIP2-T28 
TOP VIEW 
--IIC 1 YDO 
A12 ~ 1 Vii 
A7 3 Ell 
M 4 AI 
u'i 4 AI 
A4 ~ A11 
Al~ a 
AZ I 1 A1D 
A1 7 n 
AO DQ1 
DQO 1 DQI 
DQ1 2 1 DQi 
DQ2 l llQ4 















HSM-e5647RH 31 LEAD CERAMIC ME1JU. 
SEAL FLATPACK PACKAGE (FLATPACIC) 
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8K x 8 SOS CMOS Static RAM 
Features Functional Diagram 
• 1.2 Micron Radiation Hardened SOS CMOS 
• Total Dose 3 x 1o& RAD (Si) 
• Transient Upset >1 :1 1011 RAD (SI1fs 
• Single Event Upset< 1 x 1cr12 Errors/Bit-Day 
h ~ AI :Ill" ROW 
• 
1211 X 512 
ROW • ._,; DECODER • MEMORY ARRAY 
..... 
• 
• Latch-up F rae .........J I•••••• 
11100 h. 1-
• LET Threshold >250 UEV1mgfcm2 
• LDw Standby SUpply Currm 10mA (Max) 
• Low OperaUng Supply CUrrent 100mA (2MHz) 
IIPUT COI..UMN.C 
• .~ DATA • • •• • CRCUIT COLUMN DECODER ~~~~ 
• Fast Access Time SOns (Max), 35ns (Typ) 
• l-lgh OUtput Dr1ve Capability 
• Gated Input Buffers (Gated by E2) 
• Six Transistor Memory Cell 
• Fully Static Design 
• Asynchronous Operation 
• CMOS Inputs 
• 5V Single Power Supply 
• Military Temperature Range -55°C to + 125°C 
• lndus1ry Standard JEDEC Pln<M 
Description 
The Harris HS-65647RH is a fully asynchronous BK x B 
radation hardened static RAM. This RAM is fabricated using 
the Harris 1.2 rricron silicon-on-sapptire CMOS technology. 
Ttis technology gives exceptional hnness to all types of 
radation, including neutron fluence, total ionizing dose, high 
Intensity Ionizing dose rates, and cosmic rays. 
Low power operation is provided by a fully static design. Low 
standby power can be actieved withoLa pull-1.4l resistors, 











*-AICQ. ~ ~ 
••••• 
Et .. 
G- CONTROL CIRCUIT 
W• 
TRUTH TABLE 
E2 G w MODE 
0 X X Low Power Standby 
1 X X Disabled 
1 1 1 Enabled 
1 0 1 Read 
1 X 0 Wrt.a 
PART NUMBER TEMPERATURE RANGE PACKAGE 
HS1-65647RH..Q ·550Cto +125°C 28 Lead SBDIP 
HS1-656<47RH-e -550Cto +125°C 28 L.eed SBDIP 
HS 1-65647RI-VPr<to -55 OC ta + 125°C 28 Lead SBOIP 
HS 1-65647RH/Sample +250C 28 Lead SBDIP 
HS9-656<47RH.O -55°Cto +125°C 28 Leed Ceremie Fle!p&Ck 
HS9-65647RH-8 -55 OC ta + 125°C 28 Lead Cerarric Flatpack 
HS9-65647RI-VPrcm -ssOCto +125°C 28 Lead Ceramic Flatpack 
HS9-656<47RH/Sample +250C 28 Lead Ceramic Fletpack 
HS9A-6564 7RH-Q -550C ta + 125°C 36 Lead Cerarric Flatpack 
~ 
CAUTION: These diM:8S are sensiM tl:l ~ diScllargl. Users shOUld fOIIaoV proper I. C. Handling Procacalres. 
Cop)ftghl C HarriS Corpofallon 1995 1 
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HS-6664RH 
DESIGN INFORMATION (Continue~ 
The lriormat.ion corWied In ltis section has bfien developBd llrou{1J characl9rizlltion by Hanis 59mlcondudDr and Is fiJr uss as 
app/lauJon lJI'Id desigl lnlorma rlon only. No guarartee 13/mpled. 
HS-&&64RH PROGRAMMING CYCLE 
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HS-8164RH POST PROGRAMMING VERIFY CYCLE 
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DESIGN INFORMATION (eontinuecO 
The lriormalkJn cort.sin9d In tJis SBCtJon has been deve/oplKJ l/roufll charad8riZlltion by HaiTis SemlconductDr snd Is for USfl 85 
appbrlon lind desJrl'l lnlotTnalion orly. No guararKee is Impled. 
Background Information Programming 
The HS-6664 CMOS PROM is manufactured with all bits 
cortaining a logical zero (output low). Any bit can be 
programmed selectively to a logical one {output high) state 
by following the proced.Jre shown below. To accomplish this, 
a programmer can be buil tha meets the specltlcations 
shown, or use of an approved commercial prograrrrner ls 
recommended. 
Progranvnlng Sequence of Events 
1. Apply a voltage of VDD1 to VDD of the PROM. 
2. Read all fuse locations to verify that the PROM is ~ank 
(output low). 
3. Place the PROM in the initial state for programming: 
E = VIH, P = VIH, G = VIL. 
4. Apply the correct l:inary address for the word to be pro-
grammed. No inputs should be lett open circuiL 
5. After a delay of tel, apply voltage of VI L toE (Jin 20) to ac-
cess the addressed word. 
6. The ad<tess may be held ttrough the cycle, but must be 
held valid at least for a time equal to td after the faling 
edge of E. None of the inputs sho!Jd be allowed to float 
to an invalid logic level. 
7. After a delay of td, disable the outpLts by applying a volt-
age ofVIH toG (pin 22). 
B. After a delay of tel, apply voltage of VIL toP (pin 27). 
9. After delay of tel, raise VDD (pin 28) to VDDPROG with a 
rise time of tr. AI outpLts at VIH should track VDD within 
VDD-2.0Vto VDD+0.3V. Thls could be accomplished by 
puling outputs at VIH to VDD throug. pul-up resistors of 
value Rn. 
10. Alter a delay of tel, pull the outpt.t which corresponds to 
the bit to be programmed to VIL. Only one bl should be 
programmed at a time. 
11. After a delay oftpw, allow the output to be pulled to VIH 
through piJI-up resistor Rn. 
1 2. After a delay of tel, reduce VDD (pin 28) to VDD 1 with a 
fall time of If. All outputs at VIH should track VDD with 
VDD-2.0V to VDD+0.3V. This could be accomplished by 
pulling OUtputs at VIH to VDD throt.qJ piJI-up resistors of 
value Rn. 
13. Apply a voltage ofVIH toP (pin 27). 
14. After a delay of tel, apply a voltage of VIL to G (pin 22). 
12 
15. After a delay of tel, examine the outputs for correct data. 
If any location verifies incorrectly, it sho!Jd be considered 
a programming reject 
16. Repeat steps 3 through 15 for al other bits to be pro-
grarrrned in the PROM. 
Post-Programming Verification 
17. Place the PROM in the post-programming verification 
mode: 
E = VIH, G = VIL, P = VIH, VDD (pin 28) = VDD1. 
1 B. Apply the correct l:inary address of the word to be veri-
fied to the PROM. 
19. Alter a delay of tel, apply a voltage of VIL to E (pin 20). 
20. After a delay of tel, examine the outputs for correct data. 
If any location fails to verify correctly, the PROM sho!Jd 
be considered a prograrrrning rejecL 
21. Repeat steps 17 through 20 for al possible programming 
locations. 
Post-Programming Read 
22. Apply a voltage ofVDD2 • 4.0V to VDD (pn 28). 
23. After a delay of td, apply a voltage of VlH toE (pin 20). 
24. Apply the correct binary address of the word to be read. 
25. After a delay ofT AVEL, apply a voltage of Vll to E {pin 
20). 
26. After a delay of TELQV, examine the outputs for correct 
data. If any localon falls to verlfy correctly. the PROM 
sho!Jd be considered a programming rejecL 
27. Repeat steps 23 through 26 for all address locations. 
28. Apply a voltage of VD 02 • 6.0V to VD D (pin 28). 
29. Repeat steps 23 through 26 for all address locations. 
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HS-6664RH 
DESIGN INFORMATION 
September 1995 8K x 8 CMOS PROM 
The lliormatJon cortained In rh/s S6Ction has boon developed rl7rrJuf17 characterfzarion by Harris Semiconductor and Is for US6 as 
app/Jca rion and desig'llnlofrna rion only. No guararree Is irrfJied. 
Background Information HS-6664RH Programming 
PROGRAMMING SPECIFICATIONS 
PARAMETER SYMBOL MIN 
lnp!a '!1' VIL 0.0 
Voltage '1" VIH VDD-2 
ProgaiTITli'lg VDD VDDPROG 9.0 
Operating VDD VDD1 4.5 
Spedal Ver'ty VDD2 4.0 
Delay Tine ld 1.0 
Rise nma lr 1.0 
Fall Tine tf 1.0 
Chip Enable PIJsa Width TEHEL 20 
Add~se Vald to Clip Enable Low Tine TAVEL 0 
Chip Enable low to Ollpt1 Vald Tlma TELQV 
-
ProgaiTIT1i'lg Nsa Width tpw 90 
IJ'l)llleakage «< VDD • VDDPROG tiP ·10 
Data 01ip1.t CI.ITant at VDD • VDDPROG lOP 
-
Ol.aput PUI-Up Resbtor Rn 5 
Arnblert Temperatura TA -
NOTES: 


















Z. VDDPROG nust bG capable of Sl4)plyilg 500mA. VDDPROG PowGr ~tolerance ±3% (Max.) 
3. See Steps 22 thr'ou!1129 of the Prograrrmlng Algorithm 
4. See Step 11 oflha ProgaiTITingAJgor1ttm 
5. All oupu.s should be pulled up to VDO through a resiS.or ol value Rn. 
6. Exca~t dumg JliOQI&IIJ~ng (See Pmgiam~ng Cycle Waveronns). 
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MAX UNITS NOTES 
0.8 v 
VDD+0.3 v 6 
9.0 v 2 
5.5 v 








110 )1.5 4 
10 J.LA 
-10 mA 
15 kQ 5 
oc 




t P1N NO.1 I)AilEA 
SECTlOIIA-A 
NOTES: 
1. Index aree: A notch ore pin one ldentlflcallonrnel1{shel be 1oc:81:· 
ad adjacent to pin one and shall be locatad wthln the shaded 
araa shown. The mall.lacl.l.IW's ldertlftcatlon shall not b& used 
as a pin one idenlflcatlon merit. Allemately, a tab (dll1lltnslon k) 
may be used 10 lder1lfy pil one. 
2. If e pin one lderdlc:elion mark bused In add1lon toe tab. the 1m-
Its r:1 dinension k do not apply. 
3. This dimension 811ows for otr-cerur ld. memcu:s. end glass 
0Vem.J1. 
4. Dimensions b1 end e1 apply 10 ~base I'TMit8l oriy. Dimension 
M applies to lead plamg and finish 1hlclcness. The maxlnun 1m-
Its rllead d~ b and corM shall b& measured atlh& C811· 
troid d the flrished leed !Ufaces, wt.n solder dip ar tin plate 
lead tnsh Is applied. 
5. N Is lhe mexinun ruriler of 1enmat positions. 
6. Measll'9 dimension S 1 at al fou" comers. 
7. For bottom-brazed leed pack8gas. no orgar*: or polymeric nvtte-
rlals shal be molded to th9 bouom of th9 package to WJet the 
~:s. 
B. Dimension Q shal be measured at the palm of exi (beyond lhe 
meniscus) of the lead from the body. Dimension Q rmlnun 
shal b& rec:U:ed by o.00151neh (0.03Bmm) maxlnun when sol-
dar dip lead flrish Is applied. 
9. Dimensioning and tolerancing per ANSI Y14.SM • 1982. 
10. Conlrollng c:lmenslon: INCH. 
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K28.A MIL-STD-1835 CDFP~28 (f·11A. CONRGURATlON B) 
28 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE 
INCHES MILUMETERS 
SYMBOL MIN MAX MIN MAX NOTES 
A 0.().45 0.115 1.14 2.92 . 
b 0.015 0.022 0.38 0.56 
b1 0.015 0.019 0.38 0.48 
c 0.004 0.009 0.10 0.23 
C1 0.00<4 0.00& 0.10 0.15 
D 0.740 18.80 3 
E 0.4&0 0.520 11.68 13.21 
E1 . 0.550 . 13.97 3 
E2 0.180 . <4.57 . 
E3 0.030 . 0.76 . 7 
• o.050 sse 1.27 BSC . 
k 0.008 0.015 0.20 0.38 2 
L 0.250 0.370 6.35 9.40 
Q 0.026 0.045 0.68 1.14 8 
51 0.00 0.00 6 
M 0.0015 0.().4 
N 28 28 
Rev. 0 5/18194 





1. Index area: A notCh or a pin one ldentlflca1ion marl< shal be locat-
ed adjacent 10 pin one and shell be located within the shaded 
area shown. The maru'acuar's ider1lllcatlon shall not be used 
as a pin one ider11fk:atlon martt. 
2. The maxm.m I nits d lead dimensions b and c or M shal be 
measurad at lhe cartrold d the ftrishad lead sufacas, when 
solder dp or til plata lead finish Is applied. 
3. DIITliii1Siors b1 and c1 apply to lead base metal only. Dimension 
M applies 10 lead pl8[ing end l'lnbh thickness. 
4. Comer leads (1. N. N/2, and N/2+ 1) may be cor11gll'ed wkh a 
partial lead padde. For 1his conflgu'a1ion dimension b3 replaces 
clmension b2. 
5. Dimension Q shall be I1'IGOSU'8d flom lhe SMting plane to the 
base plane. 
&. Meas&.n dlmansion S 1 • al fou' comers. 
7. MeastJ'G dimension S2 from thG top d lhe cemn1c body to thG 
naantS mer.allza1ion or lead. 
B. N Is lhe maxiTun runber of tanmal positions. 
9. Braze filets shell be concave. 
10. Dinoosloring and toleranclng par ANSI Y14.5M- 1982. 
11. Conlrollng clmenslon: INCH. 
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028.6 MIL-STD-1835 CDIPZ-TZB (D-10, CONFIGURATION C) 
28 LEAD CERAMIC DUAL-IN-LINE METAL S£AL PACKAGE 
INCHES MILUMETERS 




b 0.014 0.026 0.36 0.66 2 
b1 0.014 0.023 0.38 0.58 3 
b2 0.045 0.065 1.14 1.65 
b3 0.023 0.045 0.58 1.14 4 
c 0.008 0.018 0.20 0.46 2 
c1 0.008 0.015 0.20 0.38 3 
D . 1.490 . 37.85 . 
E 0.500 0.810 12.70 15.49 . 
8 0.100 BSC 2.54 BSC . 
aA 0.600 BSC 15.24 BSC . 
aA12 0.300 BSC 7.82 BSC . 
L 0.125 0.200 3.18 5.08 . 
Q 0.015 0.060 0.38 1.52 5 
51 0.005 0.13 6 
sz 0.005 0.13 7 
a goo 105° goo 105° 
1118 . O.Q15 . 0.38 
bbb . 0.030 . 0.76 . 
ca: . 0.010 . 0.25 . 
M . 0.0015 . 0.038 2 
N 28 28 B 
Rev. 0 5/18194 
Spec Number 5187 41 
Metallization Topology 
DIE DIMENSIONS: 
271 X 307 X 19 ±1mils 
METALLIZATION: 
M1: 6kA ±1kA Si/AI/Cu 
2kA ±sooA TiW 
M2: 1 OkA ± 2kASil AI/Cu 
GLASSIVATION: 
Type: Si02 
Thickness: 8¥.A ± 1 kA 
Metallization Mask Layout 
~ ... ~ Ul • • ~ E ~ ~ 
- ® ... o !OJ_OJ 
Q ...... e 0 ...... e ... 0 e ... > ~ .. 
...., 
• ~ ~ 
N 
~ ~ .. c 
~ e E 
HS-6664RH 
WORST CASE CURRENT DENSITY: 
2 x 105 A/cm2 
SUBSTRATE POTENTIAL: VDD 
TRANSISTOR COUNT: 110,874 
GATE COUNT: 27, 719 (Based on 2-lnput NAND} 
HS-6614RH 
0 ... g !I ~ ~ ... IQ. < ICJ 
~ s::- lit t;;' ~ ;:;- ~ Ul !:!. !:!. !:!. !:!. !:!. ~ ~ 
!Ql.O @·.~o 
t;' M' ..... t;;' :;; s::- S' &;' ! Q • E 0 e e e ... ... e ... e ...., ...., ...., > 







Harris - Space Level (-Q) Product Flow (Nota 1) 
SEM- Traceable to Diffusion Method 2018 
Wafer Lot Acceptance Method 5007 
Internal Visual Inspection Method 2010, Condition A 
Gamma Radiation Assurance Tests Method 1019 
Nondestructive Bond Pull Method 2023 
Customer Pre-Cap Visual Inspection (Note 2) 
Te~ature Cycling Method 1010, Condition C 
Constant Acceleration Method 2001, Condtion E Min, Y1 
Particle llll>act Noise Detection Method 2020, Condition A 
Electrical Tests (Harris' Option) 
Serialization 
X-Ray Inspection Method 2012 
Electrical Tests - Subgoup 1; Read and Record (TO) 
Static Bum-In Method 1015, Condkion B, 72 Hrs, +12~ Mn. 
lrterim 1 Electrical Tests- SubgrQ4J 1; Read and Record (T1) 
BLITI-In Delta Calculation (TO -T1) 
PDA Calculation 3% SubgroL4> 7 
5% Subgroups 1, 7, 4 
Dynarric BLITI·In Method 1015, Condtion 0, 240 Hrs, + 1 2SOC 
(Note 3) 
lrterin 2 Electrical Tests- Subg04J 1; Read and Record (T2) 
NOTES: 
Alternate Gr01.4l A- Subgroups 1, 7, 9: Method 5005: Para 
3.5.1.1 
Bum-In Delta Cak:ulalal (TO - T2) 
PDA Calcliatlon 3% Slbgroup 7 
5% Subgoups 1, 7, 4 
Electrical Tests- Subgroup 3; Read and Record 
Alternate Group A- Sl.bgrOL4>S 3, BB. 11; Method 5005; Para 
3.5.1.1 
Marking 
Electrical Tests - Subgroup 2; Read and Record 
Alternate Group A . Subgroups 2, SA, 10; Method 5005; 
Para 3.5.1.1 
Gross Leak Tests Method 1014, 100% 
Rne Leak Tests Method 1014, 100% 
CUstomer Source Inspection (Note 2) 
Group B Inspection Method 5005 (Note 2) 
End-Point Electrical Parameters: B-5- Subgroups 1, 2. 3, 
7, BA. 88, 9, 10, 11; B-0- Subgroups 1, 7, 9 
Group D Inspection Method 5005 (Notes 2, 4) 
End-Point Electrical Parameters: Subgroups 1, 7, 9 
External Visual Inspection Method 2009 
Data Package Generation (Note 4) 
1. The not.as or Malhod SOQ.4, Tabla 1 shal apply; UI'Nss Olharwlsa Spedfled. 
2. These sllllps are opdonal, and should be llstad on !hi Individual pl~Chase order(s), when raquired. 
3. Hams raserves the r1gt of performing bum-il tiTle temperai.Lr8 ragasslon as daf1nad by Table 1 of Method 1015. 
4. Data peclcage corulns: 
Assembly Attriblms (post sea~ 
Test Attrtxnes Oncludes Gr04.4) A) 
Shippable Serial t-Urber Llst 
Harris -8 Product Flow 
Internal VIsual Inspection Method 2010 Condition B 
Alternate 
Gamma Radiation Assurance Tests Method 1019 
CUstomer Pre-Cap VIsual Inspection {Note 1) 
Temperature Cycling Method 1010, Condtlon C 
File and Gross Leak Tests Method 1014 
Constant Acceleration Method 2001 Y1 30KG 
I nltial Elec1rlcal Tests 
Dynan1c BLITI-In Method 1015, Concltlon D, 160 Hrs, +12SOC 
+250C Electrical Tests- Subgrol4l5 1, 7, 9 
NOTES: 
1. These saeps ere opdonel, and ~ be negodeted es part of order. 
2. Group B. C and D daa package contai'ts Alll'lll.«eS Data. 
Rad8tlon Te~ Certtlcate of Cortorrrence 
W<!ler Lot Acc&plance Report (Including SEM Report) 
X-Rey Repon end Flm 
Test \lariables D~ 
PDA Calculation 5% Sl.bgrol4ls 1, 7 
Electrical Tests + 1 25°C, -55°C 
Group A Inspection Method 5005. 5% PDA (Note 3) 
Brand 
CUstomer Source Inspection (Note 1) 
Group B Inspection Method 5005 (Notes 1, 2) 
Group C Inspection Method 5005 (Notes 1. 2) 
Group D Inspection Method 5005 (Notes 1, 2) 
External Visual Inspection Method 2009 
Data Package Generation (Note 4) 
3. Harris reserves the ri!;;t to perfonn Alternate Gn:u.~ A. The 5% PDA Is 5111 appllceble. 
4. ·-a· Data package corw.ans: 
Assembly Atlribt.bs (post see~ 
TestAttrbutas Oncludes ~A) 
Radatlon Testrlg Cartllcate or Cortormanca 
Cenilkate of Conformance (es folnl on shipper) 
Spec Number 5187 41 
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Bum-In Circuits 
HS1-6614RH 28 LEAD (8Kx8 PROM DIP) 
HSi-6&64RH 21 LEAD (SKI 8 PROM FLATPACK) 
NC = VDD 1 NC-r; 28 
,_.. A12~ ;;p 2 v A7~ ~~NC 3 
All1=i ::::::; AI Z5 ,.,. 
A5~ ;; All 24 
A4;; ;;; A11 I 23 AS~ ~ G '" 
A2::; ~ A10,_.. 
I 
A1:; $ E1 ,_.. 9 
·• AO ~ ~J!}7NC ~ NC ~11 =,;~NC 
NC~1 ~J!911NC 
NC~1 lriJm4NC 





1. Power Supply: VDD • S.SV (t.tln) 




HS1-&6&4RH 28 LEAD (8K x 8 PROM DIP) 
HS9-6664RH 21 LEAD (SKI 8 PROM FLA TPACK) 
DYNAMIC CONFIGURATION 
NOTES: 
1. Power S!WIY: VDD • S.SV (t.tln) 
2. VIH • VDD 1D VDD-1.0V 
3. VIL • O.OVto O.BV 
4. Resl$10rs • 101UH 10% 
5. FO •100KHZ:!: 10%, 50% Ol!y Cycl9 
voo 
6. F1 • F012; F2 • F112; F3 • F212; F4 • F312; F5 • F412; ... 
F13 • F1212 
HS1-66&4RH 28 LEAD (IK x 8 PROM 01 P) 
VDD 
NC r.::~vool IIC-"i 
A12 =I ~JS 
•• A7 :; ~~NC 3 , . 
AI =i i AI , .... .... 
'" 
.u;: ;;u 5 24 
A4::; ~ A11 I 
'" 
AS~ ;:G 22 
_...·~ ... A2~ ~ A10 
A1;; :;;: E1 9 ~ AO~ ;; DQ7 
,.,. DQO ~ ~ 001 '" 
'.. 11 ::; DQI _...·:: DQ1r.r ~ DQ2 it i;;D04 





1. Power Sl4lPIY; VDD • 5.5V i!J.5V 
2. All Re3btors- 47K.ca 10% 
Spec Number 5187 41 
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Specifications HS-6664RH 
TABLE 6. APPUCABLE SUBGROUPS 
CONFORMANCE GROUPS METHOD •Q SUBGROUPS 
Initial Test 1 00')(,15 004 1. 7, 9 
lrtsrim Test 100%.15004 1, 7, 9 
PDA 1 and 2 100%/5004 1, 7, A 
FiMITes~: 1 00')(,15004 z. 3. BA. ea. 10. 11 
Group A Sall'4lles/5005 1, 2. 3, 7. 8A. 88. 9, 10. 11 
Group B 85 ~s/5005 1, 2, 3, 7, BA. 88 
("Opllona~ Olhars Saf11'1esl5005 1, 7,9 
Group C (OptlonaQ SampiQs/5005 NIA 
Group D (Opllonel) Samples/5005 1, 7, 9 
GroupE, Subgoop 2 (Nota1) Sa!llllas/5005 1, 7, 9 
NOTE: 




1, 7, !il 
1, 7, 9 
1, 7 
z. 3, BA. ea. 10. 11 
1. 2. 3. 7. BA. 88. 9, 10. 11 
NIA 
N/A 
1. 7, 9 
1, 7, 9 
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Specifications HS-6664RH 
TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued) 
Device GU81'81"teed end 1 00% Tested. 
(NOTES 1, 2, 3) GROUP A 
PARAMETER SYMBOL CONDITIONS SUBGROUPS TEMPERATURE 
Chip Enable LowWldttl TELEH VDD • 4.5V and 5.5V 9, 10. ,, -550C ~ TA s; + 1250C 
~ Enable Hlg"l Width TEHEL VOO • 4.5V and S.SV 9, 10, 11 -ssoc s r" s +12SOC 
Reed Cycle Tine TELEL VDO • 4.5V and 5.5V ~. 10, 11 -ssoc ~r" s +12SOC 
NOTES: 
1. All voltages referancad to device GND. 
LIMITS 




2. AC m&aSUnlmar1Sassumetransltlondmes5ns; lnptJ:Ievels• O.OVto 3.0V; tiring raferance levels• 1.5V;Ollpllload • 1 TTL eqt.ivalerl 
load and Cl ~ SOpF. 
3. AlltasiS perfonned with p hardwtrad to voo. 
4. Addn!SS Access Time (TAVQV) • TELQV +TAVEL • 65ns (maJdiTI.Im). 
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS, AC AND DC 
(NOTE 2) UMITS 
PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS 
l!"lltJ: Cspadtance CIN VOO • Open. f • 1MHz 1.3 TA. +250C - 15 pF 
1/0 Capedtance cvo VDO • Open, r • 1MHz 1, 3 TA • +25ClC . 12 pF 
~Enable Time TELQX VOO • 4.SV and S.SV 3 -ssClC s T" s + 125ClC 5 ns 
OUput Enable Time TGLQX VOO • 4.5V and 5.5V 3 -550C s TA s + 1250C 5 ns 
~ Disable Tine TEHOZ VDO • 4.5V and 5.5V 3 -550C S TA S +1250C 15 ns 
0\JpUt Disable Time TGHQl voo. 4.5V and s.sv 3 -550C S TA S + 1250C . 15 ns 
NOTES: 
1. AIIT188SLI"III118 raf&ranced to clevk:e GN D. 
2. Alt&SIS performed wih l5 hardwtrad to VOO. 
3. The parameters listed are controled via design e1 process parameters and ara not dlr&dly 18St9d. These parameterS an~ charad811zed 
upon lnitJal desigl and after design or process changes which would alfect lhe5e charad8ristlcs. 
TABLE 4. POST 100K RAD AC AND DC ELECTRICAL PERFORMANCE CHARACTERISTICS 
NOTE: All AC end DC parametars ant tasted at the +25°C pre-lrredellon llrrit.s. 
TABLE 5. BURN-IN DELTA PARAMETERS (+250C) 
PARAMETER SYMBOL DELTA UMITS 
Sfandby SUpply Cllrart IDDSB ~ 
lnpc.a Leakage Clrnlrt: IOZ :t1)1A 
II ±100M 
OutptJ: low Voltage VOL ±60mV 
OutptJ: Hgh Voiage VOH ±400mV 
Spec Nurrber 5187 41 
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Specific11tions HS-6664RH 
Absolute Maximum Ratings 
Supply Voltage (All Voiages Reference 10 Device GND) ..... +7.0V 
lnplt or 0\Jput Volage 
Applied for All Gredes ................. GND-o.3V 10 VD0+0.3V 
Storage Temperatl.l"e Range ................. ..050C to + 150°C 
Jt..netlon Tamperattn .............................. + 175°C 
Lead Temperau.n (Solderilg 10S) .....•.............. +JOOOC 
ESD Classification ................................ Class 1 
Reliability Information 
Thennal Resistance e.JA Bx: 
Braze Seal DIP Package. . . . . . . . . . . . . 40.00CJW 4.00CJW 
Braze Seal Fl4tpeck Pockage... . . . . . . 53.~0CN/ e.oOCN/ 
Maxlnun Package Power Dissipation at+ 125"C 
Braze Seal DIP Package ........................... 1.75W 
Braze Seal Flatpaek Package ...................... 936mW 
Gats Court ................................. 215,817 Gates 
CAUTION: Slresses abc7Je rf~M81isted in "Ab.soiuM MI!Jtimum R/JIInQs" lillY~ petmlllltlllf dllmtJge to lhfJ ~. Thbi Is II S!J'aU otl/y fllflt1{J and opemfioll 
of~~«~ or any OtiW ccnditJoM eo.... r-.ltKiit:llf«<il 1M.,_,. aticllltl -=:toM of~ ,.attcafion ~ n« lmpll«!. 
Operating Conditions 
Operating Supply Voltage Renge (VOO) ......... ~.5V 1D +5.5V lnPI-( Low Voltage (VIL) .......................... OV to +O.BV 
Operating Temperau.n Range (TAl ............ ·SSOC 10 + 125°C lnj)l.o( Higl ~ltaga (VI H) .•••.•.•.....•....•.... +2.4V to VDD 
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS 
Device G~ed and 100% Tested. 
(NOTES 1. Z) GROUP A 
PARAMETER SYMBOL CONDITIONS SUBGROUPS TEMPERAnJRE 
HiglleveiOUpll VOH1 VDO • 4.5V, 10 • -Z.OmA 1, 2. 3 -550C s; TA s; + 1Z50C 
Votage 
OUtpll Hlgl VokagG VOHZ VDO • 4.5V, 10 • 100~ 3 -550C s; TA s; + 1Z50C 
Low Level OUtpll VOL VDO • 4.5V, 10 • 4.111T\A 1. 2. 3 -550C s; TA s; + 1Z!fe 
Vokege 
Higllmpedanca O~.~p~.~ IOZ VOO • 5.5V. G • 5.5V, 1. z. 3 -550C s; TA s; + 1Z!fe 
Leakage CUTent VVO • GNO or VDO 
lnpt! Leakage Currart II VDO • 5.5V, VI• GNO or 
VOO. P Not Tested 
1, z. 3 -550C s; TA s; + 1Z50C 
Standby Supply Ct.mn IDOSB VDO • 5.5V. 10 • omA. ,, z. 3 -550C s; TA !0+ 1Z50C 
VI • VDO or GND 
Oper~~ly I COOP VDD • 5.5V. G • VDO. 1, z. 3 -550C l>TA s; +1Z!fe 
Clsrent (Note 3), f • 1 MHZ. 
10 • 0mA. VI • VDD or GND 
Fln:tional Test FT VDO • 4.5V (Note 4) 7, 8A. 88 -550C S TA s; +1Z!fe 
NOTES: 
1. All voltages referenced to device GN D. 
2. All tesiS perf011Tl8d with j5 hardwirad to VDO. 
3. Typical deratrlg • 15mAIMHz I~ In IDDOP. 
4. Tested as follows: f • 1 MHz. VIH • 2.4V, VIL • 0.45V, IOH • ·1mA. IOL • + 1mA, VOH l! 1.5V, VOL S 1.5V. 
TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS 
Device GIJ8riiiU8d and 1 OO'K Testad. 
(NOTES 1. 2. 3) GROUP A 
PARAMETER SYMBOL CONDITIONS SUBGROUPS TEMPERATURE 
OU!pl.t Enable Accass Tina TGLQV VDD • 4.5V and S.SV 9,10,11 ·SS"C :S TA s +1250C 
Chip Enable Accass nme TELQV VDO • 4.5V and 5.5V 9, 10. 11 -550C l>TA S +1Z50C 
Address Setup Time TAVEL VDO • 4.5V and S.SV 9, 10, 11 ·SSOC :S TA S +1250C 
Address Hold rme TELAX VDO • 4.5V and 5.5V 9, 10, ,, -55°C STA s; +12S°C 
3 
LIMITS 





-10.0 10.0 IIA 
-1.0 1.0 IIA 
500 IIA 
- 15 mA 
l.MTS 
MIN MAX UMTS 






























GATED COLUMN DECODER 





NJ A1 A10 AI A11 A12 
t P rrust be hardwired a a1 tines to voo. eXCE!P( dlri'lg progarrrnlng. 
TRUTH TABLE 
E G MODE 
0 0 Enabled 
0 1 Ol.tplt Disabled 





Spec Nurrber 5187 41 
m H.A.RRJS (ij SEMICONDUCTOR 
September 1995 
Features 
• 1.2 Miaon Racf~ation Hardened Bulk CMOS 
• Total Dose 3 x 1o' RAD (SI) 
• Transient Output Upset >5 x 1o' RAD (Si)/s 
• LET >100 MEV-cm2/mg 
• Fast Access Time- 35ns (Typical) 
• Single SV Power Supply 
• Single Pulse 10V Field Programmable 
• Synchronous Operation 
• On-Ctip Address Latches 
• l'l'va.State Outp~s 
• NCr Fuses 
• Low Standby Cwrent <~ (Pre-Ra~ 
• Low Operating CurTa <15mAIUHz 
• Military Temperature Range -55°C to + 12SOC 
Description 
The Harris HS-6664RH is a radiation hardened 64K 
CMOS PROM, organized in an 8K word by 8-bit for-
mat. The chip is manufactl.l"ed using a radiation 
hardened CMOS process, and utilizes synciYonous 
circuit deslgn techniques to achieve high speed 
performance with very low power dissipation. 
On-chip acld'ess latches are provided, allowing easy 
Interfacing with microprocessors that use a 
m~tiplexed address/data bus structure. The output 
enable control (G) simplirl85 system interfacing by 
allowing output data bus control in adcition to the chip 
enable control (E). All bits are manufactured storing a 
lo<}cal "<r and can be selectively prognt11med for a 
logcal .,. at any bit location. 
Applications for lhe HS-6664RH CMOS PROM 
include low power microprocessor based instrumenta-
tion and comrronlcatlons systems, remote data acqui-





8K x 8 CMOS PROM 
28 LEAD CERAMIC SBDIP 
CASE OUTUNE 028.1 MIL-STD-1835, CDIP2-T28 
TOP VIEW 





CASE OUTUNE K28.A MIL-STD-1835, CDFP3-F28 
TOP VIEW 
IC 1e 21 VDD 
A1Z .:::=:: 2 Zl === JSt 
Al-===: , :Ill =:= IC 
At-===: Zl =:=At 
M-===: ~ =:=.U 
A4-===: I Z3 =:= A11 
Al-===: 1 zz =:=G 
AZ-===: I Z1 =:= A10 
A1-===: :110 =:=f 
AO-===: 11 === 007 
000.:::=:: 11 11 === DQI 
DQ1-=== 12 11 === DQI 
DQ2 c:::::: 11 11 ===:I DQ4 
GND 14 11 DQ:I 
t P rn5 be herdwlred at alltilles to VDD, except during progmnvnlng. 
CAUTION: These diWic8s are sertSitiV81ll Mc:troslallc discharge. Usars shalld fOIIa.v proper I. C. Handling Prtx:adiJres, 
~ghl C Harris C«poralion 1985 
Spec Number 5187 41 
File Number 3197.3 
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OAso ;t 0.()(11 SQ. 
SEE DETAIL ---., 128 
A. PIN 110 








w t::l :::l a: 
§ £::: ::I 
w·.:i c r.:::::::1 
8 t: I~ :1 -.:::::=: I :I 
~ ~ i ~ ~ 0 
I I o.osol-. I-- ~~.-~a=~ 
TOP VIEW 














THIS PAD OHl't 






















..._ __ L 
o.3'1'01YP. 
Q.250 
PIN NO. 110. & 
,., o.036(Ml J-4 A.S {S)Io(S' 
~ 






1. AI eiJIC*d mctAbcd ~ u: Pd plated 0'/U elutroplated 
Aic:b1 per NIL·I-38Sl5. • 
2. Tbe lkl II elecUbll)' coo,....... to Vss. 
3. Lead fi~11r0 ill-~ widr MIU-J&115. 
4. ~ k:ttm3 rdc:r"ID WIL-STI).t83S. j Lc.d pmidoa IIIII coplallarfly are aot meuured. m DIIJk r:ymbal a Yf:llldor opcioR. Rlr Ddcrcoa:ed leads,~ mmmumJimit by OW iadJ 
u masured at me oeatu attbe ~ 







(AT SEAriNG PlANE) 
TOP VIEW 










..... --et 0.150 M1N, 
FRONT VIEW 




L ~ aaau.rial: Opaq_uc ccnmic. 
l. Al GlpOICCJ iuGibed ama are finished pee MIL-I·3!SU. 
1- Let= dedpll'ioiD ~ lDr~bl:ac:c to ~183S. 
/!!.Fw dder c:oucd lads. blcreue lllaXi:amaiinlit by 0,003 iDCb u 
-.and at tU c:eatet oi. abc 1IU.. . A.Niullbcrilac 3J1d le&CiedDr oa dae aenmiC are QOC mbject to vimal 
....miJII crilafa. 
Figure 7. 24-P"na loo.mil Cemer DJP (1.300 x 1.2) 
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pOwER-UP RESET 
The ~r-up reset feature ensure. that an flip-flops will 
be rc~t to LOW after the device hal been poWered up. 
The ~tput state will depeod on the pro8J'ilmiDCd pat-
tern. ~is feature is valuable in simplifying state madtine 
initialiption. See figare 6 for a timing diagram. ~ to 
the synchronous operation of the 
power-up reset and the wide ra~ of ways V00 can rise Q 
to iiJ &teady state, the following two conditions are re-
quired to en&ure a valid power·up reset. 
• The Vnp rise mwt be mODOtOnic 
• Following reset. me clOCk input must not be drive~~ from 
LOW 10 ffiGH until all awiicable input and feedback 





-------.J ... ,.---~-...... •i
I t,a I 
R~IRED--------------------~?,7~7-----------------------ACTIYE~ /h. 
..... ---. .




Figure'- Power· Up Reut Wavetoma 
RAD~ON HARDNESS 
Voo 
1be U'r22VP10 RADPAL inoorporates special design and · 
layoa1 features wbk:h aiJow operation in bigh-level radi-
atioo ~ts. UTMC has developed speciallow-
~ture procestring tec:Miquea designed to enhance 
the tot4J.dose radiation hardness of both the gate azide 
and ~ field addc while maintaining the circuit dcmity 
and reliability. For transknt radiation h.arc:blesa and 
lak:hup immunity. UI'MC builds ai1 radiatioo-hatdened 




RADIAJ10N BAKDNESS DESIGN SPECIFlCA'I10NS 1 
I 
I PARAME'T1:R : CONDfTlON I I 
'lhtaiJ?ose +:zs•c pe:r MIL-STD-883 Method 1019 
l..ET~d -SS"C to + 12SOC 
Neu~Fiuc~ l.Me V equiv3lent 
N.-: ! 















t<].ddiao:d u th.l ~ddayfrom 0 JO D qisuriapat. 
rw.mo IDtmlll Feedback ( ,~ ! 'a) 
















_ __._; _ __..X·v,{ 
. ' 
ot.\p I~---
c:&,QCX ------------~-tJ...-~ Yr I 
10 
------J~~-vT ______ -J:>.<: 
. --------:-_...,.. ___ 
Is '+t I 










I •· tvt~ ..... I I 
>. ~ 
Q)mbinatorW Output 
(V OH - O.SV, V Or. + Q.SV) 
I I 
___, 
' tCX) : 
lu 
Yy 
~ ----------------J~,-V_T ___ _ 
I 
I 
AC CH.ARACTBJUS11Cs READ CYCLE.~t·lwilation) L.l 
(Voo ~ s.ov ±10%; .ss•c < Tc < +us•q 
sYMBOL PARAMETER 
1 
't.PD ll!p11t to output propagation delay 
tEA Input to output enable delay 
tmt Input to output disable delay 
teo Clock to output delay 
tan Clodc to oombinatoria.l output delay via inlem.a.l regis-
t:red fcedbaclc 
ts Input or feedback ~tup time 
. ta Input or feedb<d hold time 
tp Extcma1 clo<:k period (tro -t ts) 
lWH.WL Oock width, clock high time, cl«:k low time 
fw.x1 Ext:rnal ma.ftmam frequency (1/(tco + ts)) 
~ Data path ma.Umum frequency (11(twH + twt.)) 
~ Internal fcedbedc n"l2Ylm1un ftequeD;)' (1/(tco + far)) 
tep Register cloct: to fcedbaclt: input 
tAw A.lynehroaous read width 
;Wt Alync:broooos reset ret:J:Nery time 
lAP Input to aayDChronou.s reset 
;tsPR. Sy:ocllronous preset r:caJVety time 
,tPR .PoM:r liP rc:set time 
H.cM: . 
I. Poll-aiuaoa perfocmaoee,., .,IIC 25"Cpw ~In~ J019M L<Eii cad.{Sl'). 
l..~bf~ 
UINIUUM MAXIUUM UNIT 
- 25 ns 










0 .. DS 
33 .. ns 



























DC ELECTIUCAL CHARACI'ERISTICS l 
(Yoo = s.ov ±tO%; Vss ::::1 OV 1, -sso¢ < Tc < +125QC) 
I 
SYM~OL PARAMETER CONDITJOH MINlMUM MAXJMUM UNIT 
Vir. Low-level input roltage TIL - .8 v 
Vm. High-level inpat voltage rn.. 2.2 - v 
VJL Law.Jcvel input voltage CMOS - .3.-yoo v 
v~ High-level input ~tage CMOS .rvcn - v 
VQL Low-level output voltage lot.= 12.DmA, Von "" 4SV (TIL) A v 
VOH High-lcm:l outpat voltage 1oH = -12.0mA. Voo = 4.5V ('ITL) 2.4 - y
 
VoL Low-level output voltage IoL "" 200pA. Von :.:: 4.SV (CMOS) - Vss+O.OS v 
VoH ln&h-level ()Utp\J.t 'iOltage Ioa ... -~ Voo • 4.5V Voo.O.OS - v (CMOS) 
IIH lnput lea~ current VJN ~ v 00 and Vss ·10 10 J1A. 
Ioz 'I'ht'ee-ctate output leakage . Vo= v 00 and Vss -10 10
 p.A 
current Voo=SSV 
JoSM Sbort.cilwit output~ Voo == 5.SV, Vo =Von Von e S.SV, Vo '"'OV 
·160 160 mA 
car Input capacitance f=lMHz@OV - 1S pF 
coos Bidirectional capacitance f=1Mlh@OV - 15 pF 
leX: Output thtee..we. wom-case Voo=S.SV - 120 
mA 
, 
paUem programmed, lM.w 
8 
Commercial Version (Controuecl) 
DIP ECL·to-TTL AC Electrical Characteristics 
VEE- -42'1 tD -5.7V, Ym.- +4.5V tD +5.6V, Vee- YCCA - Qf«), C\.- 60 pf 
lymbol Plri!Mtw To- D'C Tc- 2I"C 
Tc- IS"C IJni1l COnclltlcnl 
•n llllu: •n llllu: •n llllu: 
tFlH EntoTn 2.3 5.8 2.4 5.8 2.8 5.9 M Ftp~ft3&4 
lFI-iL (Trw.nepaf'Mil 
tFlH LEtDTn 3.t 7.2 3.1 7.2 3.3 7.7 M Fi(llrft3&4 
lFI-iL 
tnH OEtoTn u 8.4.5 3.7 8.9.5 4.0 9.7 Fl(llr•3&5 
IPZL (Eneble Time) 3.8 8.2 4.0 8.2 4.3 8.96 
M 
lfaHz OEIOTn 3.2 8.9.5 3.3 8.9.5 3..5 9.2 M Fl(llr•3&5 
tpu (DiMble Time) 3.0 7.7 3.4 8.7 4.1 8.96 
lfaHz OIR 10 T" 2.7 8.2 2.8 8.7 3.1 8.85 Fl(llr•3&6 
tpu (DiMble Time) 1!.8 7.-46 3.1 7.116 4.0 8.2 
M 
'-' 
En toLE 1.1 1.1 1.1 M ~3&4 
~ E,IOLE 2.1 2.1 2.15 M Fi(llrft3&4 
tp,,-i) PIJIM Wiclh LE 4.1 4.1 4.1 M F~p~ft3&4 
6 
SOIC, PCC and Cerpak nL-to-ECL AC Electrical Characteristics 
VEE - --4./N ID -6.7V, Vnl- +4.&V ID +6.6V 
SymbOl ,..,._t.r Tc- O'C Tc- 2!'C Tc- 85't: Unltl CondltiOnl 
llin ... Mil'l lllu llin lllu 
li>LH Tn !DEn 1.1 3.3 1.1 3.4 1.1 3.8 Ill ~t&2 
~L (TraniPII'Irltl Ill 
~ LEIOEn 1.7 u 1.7 3.5 1.8 3.7 Ill FipJfN 1&2 
\pf;L Ill 
lpZH OEIOEn 1.3 ... o 1.5 4.2 1.7 .. .8 Ill Ffgutw 1&2 (CI.toft to High) 
'PHz OEIOEn 1.6 ... 3 1.1 4.3 u 4.4 Ill Ffgutw 1&2 (High to Cutoll) 
I!>Hz C~toEn u 4.1 1.11 4.1 1.7 4.3 Ill Ffgutw 1&2 (High to Cutoll) 
.... TntDLE 1.0 1.0 1.0 
,. Figutwt&2 
Inola TniDLE 1.0 1.0 1.0 
,. Rgurn 1&2 
tp..(H) PYIM Widlh LE 2.0 2.0 2.0 ,. Ffgutw 1&2 
tn.H Tl'lnllition Time o.l5 1.15 o.e 1.1 o.l5 1.15 Ffgutw 1&2 
trHL 20'Jo ID BO"Ja, 80"Ja to 20'Jo 
Ill 
tostt. Mpm....., Skew Commcn Ed!le POCOnly 
()utptrt-t.o-()utput VariatiOn 200 200 200 llS (Note 1) 
Data ID ~ Pa1h 
lolu-i Maxim~m~ Skew Commcn Ed!le POCOnly 
Output-to-Output VariatiOn 200 200 200 PI (Note 1) 
Data ID ~ Pa1h 
tosT Ma)limiMI'I Skew Oppo.l• Ed!le POCOnly 
Outptrt-t.o-Output variatiOn 1150 1160 1160 llS (Note 1) 
Data ID ~ Pa1h 
1po Maxim~m~Skew PCCOnly 
Pin (S~nll) Tr.witiOn Vllriallon 1150 1160 1160 PI (Note 1) 
Data ID ~ Pa1h 
-1:~ _ ..... _.,. __ "'""'""-- .... -~.._ . ..,.._._.,. __ UOOd 
-"Tho__.,.~ IOa"'ou""11..-.v'" thO--- HIGHIO IDN b.), or IJ:NIIO 1-tQH ~"-,.). orlnappooiiO --
H~ rod ~ llan!. Pn.-sm and t,. ....-~~r a~gn. 
e 
Commercial Version (C.on1lrued) 
SOIC, PCC and Cerpak ECL·to-TT1. AC Electrical Characteristics 
VEE- -4Z{ 1D -5.1V, Vrn.- +4.5V 1D +5.5V, Ct..- 50 pF 
lymbol ~, ... 
To- O"C To- 2!"C To -II'C Uftltll COftditloM 
.. " .... IIIPI llu IIIPI .... 
IA.H En 1D Tn 2.3 6A 2.4 6.4 2JI 5.7 Ill F/(prlt3&4 
lfHL (Transparent) 
IA.H LE lDTn 3.1 7.0 3.1 7.0 3.3 7.5 Ill Fl(prlt3&4 
lfHL 
tnH OE lDTn 3.4 8..25 3.7 8.75 4.0 9.5 Fl(prlt3& 6 
tm (Enablo Time) 3.1 11.0 4.0 11.0 4.3 us 
Ill 
~ OE lDTn 3.2 1.76 3.3 8.75 3.6 9.0 FlfpN3&6 
tpu (OIMbkl Time) 3.0 7.5 3.4 8.5 4.1 8.75 
liS 
~ OIRIO Tn 2.7 8.0 2.8 8.5 3.1 8.75 F/fp"el3& 6 
tpu (Oiuble Time) 2.8 7.25 3.1 7.75 4.0 9.0 
,. 
1.- En IDLE 1.0 1.0 1.0 
,. FipiN3&4 
1idd E,IDLE 2.0 2.0 2.5 Ill FI{Jt.IM 3 I 4 
~ Pulse Width LE 4.0 4.0 4.0 
,. Fl(pW3&4 
IOSff.. Maximum Skew Common Edge PCCOnly 
Output..to-OI.tput Variation 100 100 100 pe (Not81) 
Data to Output Path 
losui Maimum Skew Common Edge PCCOnly 
Ouqlut..to-OI.Cput Vartalion 850 850 1160 ps (Note 1) 
Data to Output Path 
losT Maximum Skew OllPOifte Edge PCCOnly 
Output..to-OI.Cput Variation 131i0 131i0 131i0 pe (Not81) 
Data to Output Path 
t,.. MaimumSkew PCC~ 
Pin (Signal) Transition Vn11on 960 960 960 ps (Note 1) 
Data to Output Path 
IIDt. t OIIIMI~ SUW II diiNd a tw 11b1o1a w.UI c:1 the c11nra- tw calli pr"OI)eQIIIIon cl*ytar,., OJ11J11 will*' tw •me 1**10111 
-.Tllo..,.ab-II'IIIYIO&III'--"OinthOM--olttw-toi.ONIQH).oriDN•~<ICll<lfoeLH},orlrl_.,. __ 
lt..n:IU1~-Ia.rn:ll,_ __ ..,....,.. 
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Industrial Version 
PCC TTL·to·ECL DC Electrical Characteristics 
VEE - -4.2'1 tD - 6.TII, \Ia:, - Yeo. - GNO, Tc - -40"() to + WC, VTn. - + 4.511 tD + 5.5V (N<Q) 
lymbol ~ ... 
To- -we Tc - o-c to +a!'e unn. Condillonl 
.. , .... IIIII .... 
Voo Ou!put HIGH VOltage -1086 -810 -1025 -810 mv VIH - Vn•~lolp)orlll.{lAi-1) 
VOL Ou!put lJ)W Voltage -1830 -1575 -1830 -1820 mv
 
l.od"1; with son to - ZtJ 
CiAoft Voltage OE « DIR Low, 
-1900 -1960 mv VIH- VIH(Up) orVI.{lAi-1)o 
LDecllng with son to - ZtJ 
VOHC ~HIGH Valtlgl 
-1096 -1035 
mv viH- v,H(Win)orv1~ 
Comer Pailt ttgn LDecllng with son to - 'Ztl 
VOLC ~ L!1N Valtlgl 
-15e!i -1810 mV 
Comer Paint Low 
VII-I Input HGH Voltage 2.0 5.0 2.0 6.0 v OYer VTn.. Vee, Tc RMge
 
VL Input LOW Voltave 0 0.8 0 0.8 
v aver \1om.. Vee. Tc Range 
IIH Input HGH CLmnt 70 70 ,.A VIH-
+2.711 
BrMI<down T•t 1.0 1.0 rnA VIH- +5.511 
IlL Input LOW Current -700 -700 
,_A llfj- +0.6\1 
VR:O Input Olfl1l Diode VOltage -12 -1.2 v 1.,
.- -18 rnA 
lee vee~ Current LE Low, OE and OIR Hil;ih
 
Inputs Open 
-169 -70 -1611 -76 mA VEE - -4211 to -4.&11 
-189 -70 -189 -75 VIii- -4211 tD -5.TII 
PCC ECL·to-TTL DC Electrical Characteristics 
liE£ - -42'1 to - S.TII, Va:, - \leo. - GNO, Tc - -40"C to + WC, Ct. - 50 r;F, VTTL - H.SV to + 5.511 (NolO) 
Symbol P~r~mtttr 
Tc- -we Tc- G*Cto +IS'C unn. COndition& 
llln Mill: II In IIIU 
IIOH ()utpiA HGH 1/oltllge 2.7 2.7 II IOH- -3mA, Ym.- 4.7511 
2.4 2.4 v IOH - -3 rnA, \'m. - 4.5011 
II ()I_ ()utpiA LOW vcn.ge 0.6 O.li II Ia_ - 24 mA, IITIL - 4.6011 
YiH Input HIGH Volt. -1170 -670 -1165 -670 mV Gua-need HGH Signal lor All InPUts 
v,L Input LOW Volt. -1830 -1480 -1830 -1475 mY GLaralltHd LOW
 Slg nal fDr Allnputa 
IIH Input HIGH C\lfent 425 350 ,.A YiN - ViH !MDI 
IIH Input LOW C\lfent 0.50 0.50 ,.A v,N - V1H (Nin) 
lozl.rT TRI-STATE Current 70 70 
"" 
vour - +2.711 
Outpi1Hign 





los OutpiA Short-Circuit 
-150 -eo -150 -80 mA vour- 0.011, Ym.- +6.611 
Current 
1m. \/TTL Supply Current 74 74 rnA TTL Out;xltl L
OW 
49 49 mA TTL Ouq,uts HIGH 
ff1 87 mA TTL Ouq,uta in TRI-STATE 
llotCTilO __,.1mb...,_ h • ._ CDI" .. IIIOtarh ....-. 5-lheoe- -ty-111 hI---__,,_ 
............_.rd ~1'1-be~ bJ -....g !hila- .,.._--.e ,.,... CordUoratar -"'- n"" t---., 
----~--·-...... 
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Industrial Version (Ccntnledl 
PCC TTL•to-ECL AC Electrical Characteristics 
VEE- -4Z0/1D -5.7V, VTn. - +4.6V 1D +5.6V 
trmbol ,.,..,..., 
Tc- -40"C To- III"C To-IS"C U!\111 Concllt!OI'It 
111111 .... 111111 .... .. " ... 
tM.H Tn 1DEn 1.0 3.3 1.1 3.4 1.1 3.11 
I'll Flf/IIN 1&2 
~A-iL (T~I) I'll 
tM.H LftoEn 1.7 3.4 1.7 3.5 u 3.7 I'll ~t&Z 
lfll.iL I'll 
tnH OEtoEn 1.2 c.o 1.5 4.2 1.7 u I'll Ff1lnl t&t (Cu1Dff to H91) 
IM-!Z OEtoEn 1.5 4.5 1.8 4.3 1.8 u I'll ~t&Z (High to Culoll) 
lfotiz DIFI to En 1.11 C.1 1.8 4.1 1.7 4.3 I'll Ff1u'M "z (High to Culoll) 
'-
T0 1DLE 1!.6 1.0 1.0 
,.. ~111! 
""*' 
Tn1DLE 1.0 1.0 1.0 ns Flf/IIN t &2 
~ PuiM Width LE 2.5 2.0 2.0 .. F~gU~W 1&2 
tn.H Tr-iticn Time u 2.3 0.6 1.6 0.8 1.6 I'll Fpest&Z 
'niL 20"' 1D ~. ~ 1o 20'Jio 
PCC ECL·to· TTL AC Electrical Characteristics 
VEE- -4.2V 1D -5.7V, Vrn.- +4.5V 1D +5.5V, Ct- 50 gF 
8ymbol P-ter Tc = O'C Tc =we 
Tc = II"C Uftlta Conclltlonl 
•n ... •n ... lin ... 
tR,H E,toTn 2.3 5.4 2.4 5.4 2.8 5.7 I'll F~p~ft3&tl 
lfHL (T ,."lJPPl,., 
IRH LE 1DTn 3.1 7,.4 3.1 7.0 3.3 7.5 nl Rr/11•3&4 
lfHL 
tnH OE1oTn u 8.3 3.7 8.75 4.0 9.5 Aflles3&5 
lpzt_ (Enable Time) 3.7 11.0 4.0 11.0 4.3 11.76 n
s 
IM-!Z OE1oTn 3.2 9.0 3.3 8.75 3.5 9.0 F~p~es3&5 
lpu (DiMble Time) 3.0 7.6 3.4 8.6 4.1 11.76 n
s 
IM-!Z DIR 10 Tn 2.7 8.0 2.8 8.5 3.1 8.75 Aflles3&4 
lpu (Diuble Time) 2.8 7.3 a.1 7.75 4.0 8.0 
ns 
'-
En toLE 2.5 1.0 1.0 nl F~p~ft3&tl 
~ En1oLf 2.3 2.0 2.5 nl Fiplft3&tl 
~ Pu!N Width LE 4.0 4.0 4.0 ,.. Rr/11•3&4 
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Military Version 
TTL·to-ECL DC Electrical Characterlstlca 
Vee - -~Zi 11? -5.7V, Vcr;- VCCA - GNO, Tc - -55"C to+ 12~C. V'm.- +4.5V to +5.5V 
Symbol ..... .,.,..., II In MIX Unitt To Conditio 111 Nolel 
VOH O~HGHV~ 
-1025 -170 mv 
O'Cto 
+125'0 
-1086 -870 mv -65"C YIN - ViH (Nee) 
VOL Output LDN VOltage O'Cto 
orviL.(Nin) 
-1830 -11120 mv 
+126'0 
loUngWith 
fiOO 11? -2.0V 1,2, 3 










-1086 mY -65"C VJN - VIH (Nin) Lc*ingwlth 1,2, 3 
VOLC Output LDN Voltage mY O'Cto 
orVIL(Nax) 5000 to -2.0V 
-11110 
+126'0 
-1555 mY -55'C 
V1H I~ HIGH VOl mg. 2.0 v -65'011
? OverVm.. Vee. Tc fWige 1,2, 3,<4 
+125"C 
V1L I~LDNVOimg. 0.8 v -65'011? Ove
rVm_, Vee. Tc fWige 1,2,3.~ 
+125"0 
IIi I~ HIGH o..r.nt 70 ,.A -65'01
1? VIN- +2.7V 
125'0 1,2, 3 
BrllaiUiown Test 1.0 1M -6
5'011? VJN- +5.5V 
+125"0 
IL I~ LOW Cu'rwtt 
-1.0 rM 
-65'011? viN- +o.sv 1,2,3 
+125"0 
v~ Input Cia~ 
-1.2 v -
65'011? liN- -18 rM 1,2,3 
OicdeVolt~ + 12&-C 
lEE Vee Supply Curren! lE Lew, OE and OIR Hgh 
-61i'C 11? I~ Open 1,2, 3 
-166 ~ 1M +126"0 V&; -
-4Zi tD -~BV 
-175 --es VEE - -4Zi 11? -5.7V 
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Military Version (Canti:Udl 
ECL·to-TTL DC Electrical Characteristics 
VEE- -4z.IID -5.7V, Vee- VCCA- GNO, Tc- -56•C ID +126'0, Ct_- 50 gF, Vm- +4.6V to+ 5.5V 
Symbol P ... met., II In llu Unl1l To ConditiOns .... 
VOH 0\.rput HGH Vo!lllge 2.6 mv O'C 1D + t26•C loH - -1 rnA, vm. - 4.60V 
2.4 -55"C 1oM - -3 rnA, VTTL - 4.60V 1, 2, 3 
VOL o.Aput LDN vo~~aue 0.6 mv -U'C lot. - 1M rnA, VTn. - 4.60V 
+125'0 
VtH Input HIGH Volla9e 
-1186 -170 rnV 
-U'C Guarat!IMd HIGH sq,aJ 1,2,3,4 
+125"C lor Allnpull 
VtL Input LOW VOl !age 
-1830 -147& mV 
-WCID GuaranliNd LOW Signal 1,2,3,4 
+125"C lor Allnpull 
IIH Input HIGH CIITtnt 360 ,..,. O"Cto Vg- -5.7V 1, 2, I 
500 +1WC VtN - VtH lNG) 
IL Input LOW CIITtnt 0.50 ,..,. -WCID Vg = -42<1 1, 2, 8 
+1WC VtN - VtL (Min) 
IOZHT lRJ.STATE Ci.n'ent 70 ,..,. -65'CID Vr:vr- +2.7V 1,2,3 
OIAputHigh +1WC 
IOZLT TRI-STATE CIITtnt 
-1.0 rnA -65'CID Vr:vr- +0.5V 1,2,3 
OIAputL.ow +1WC 
los 0\.rput Short.('.lnUt 
-150 -eo rnA 
-65'CID 
Vr:vr- O.OV, V'TTL - +5.5V 1, 2, 3 
CURRENT +tWC 
lrn. · Vrn. Sl.wiY Current 75 rnA 
-65'CID TTL Outp~s Low 
&0 rnA 
+125"C 
TIL Output High 1,2,3 
70 rnA T1l Ou1put i1 TRI-STATE 
- t: ~100K-- acid,.._ ... -.o II.....,_ Ill'-...... (lo ,__ ,_-equoio -!8'Cl.- _,. 
~---.;lor"' jonoliOn-"'-ca."'_........,-_..._. T1io ~--*'"---too ..........,, _____ cold~ 
-I:-_,em~.,--• -II'C. +II'C..,... +1.-c. ~ 1.1 a. 1. ond .. 
-I:-.-(U.tlod 50011, T- ~"" --101 • -we. +lll'c. w +tlll'c. ~,.,,1. a, 1. w a. 
-4: ~- bJ IIPPJir'll..,- inpll-&l'llllllinll VOH/Vot.· 
TTL·to-ECL AC Electrical Characterlstlca 
Vg - -4z.IID -5.7V, Vm - +4.6V ID +5.6V, Vee - Vca. - GilD 
8ymbol .._ . ., Tc- -we Tc;-WC Tc- +tare Uni'* COndit;o,. ...,... 
II in llu Jilin Jllu llin llu 
lfot.H TN IDEn 0.& 3.4 1.1 3.8 0.8 3.7 M Flflll'W 1 & ~ ~L (Transparent) ns 1, 2, 3 
lfot.H LEtoE, 1.2 3.8 1.4 3.7 1.1 3.1 M F~p~~N1.12 ~L M 
tnH OEIOEn 0.8 3.6 1.6 4.0 2.0 5.2 ,. Fip~H1.12 (Cutoft to HIGH) 
~ OE to En 1.5 4.8 1.8 4.2 1.8 4.3 ,. Ftgllfft 1 &2 (HGH to Cu1ol'l) 
1PHZ IJR to En 1.8 4.7 1.8 4.3 1.7 4.3 ,. Ftgllfft 1 &2 1,2, 3 (HGH to Cu1ol'l) 
,... Tn1olf 2.5 2.0 2.5 1'\S Figutrn 1 &2 4 
IIUj TniDLE 1!.6 2.0 2.6 na Figunn 1&2 
low{H) Pulse Width LE 2.5 2.0 2.5 ns F~1cl2 4 
~ Trwwition Time 0.4 2.3 0.5 2.1 0.4 2.4 Fi~•1.12 4 
tnt. 20'!ft 1D SO%, 80% to 20% 
,. 
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Military Version (Con~ 
ECL·to-nL AC Electrical Characteristics 
VEE - -1,2'1 tD -5.7V, Vrn. - +4.5V tD +5.5V, Vet: - Va;A - GNC, Ct.- 50 pF 
ly!llbol P8r111Mter 
To- -SII'C To- H"C To- +125"C Uftitl COnditio Ill No-
II, .... 111'1 .... 111'1 .... 
~ EniD Tn 2.1 e.o 2.0 s.e 2.2 8.3 111 Fir/IIH3&4 
11>HL (Transpanant) 1,2, 3 
~ LE to Tn 3.1 7.0 3.1 e.s 3.3 7.5 ,.. ~3&4 
11>HL 
1l>zH OEtoTn 3.2 8.0 3.7 8.0 1,,0 9.2 ,.. ~3&5 
tm. (Enlble TIM) 3.8 8.0 1,.0 8.5 1,.3 9.8 
1IoHz OEtoTn 3.2 8.5 3.3 8.0 3.5 u ~3&5 1.2. 3 
tM.z (Diuble fine) 3.0 e.o 3.4 7.5 1,.1 10.0 
,. 
'PH% DIRtoTn 2.8 7.0 2.8 7.0 2.11 8.0 F/gllw3&1 
tM.z (Diuble fine) 2.7 7.0 3.1 7.0 1,,0 10.0 
,. 
.. En tD l.E 2.6 2.0 2.5 
,. Fi{pfNI3&4 I, 
tnold En tD LE 3.0 2.5 3.0 111 F91ft3&4 
lpwiHl Pulss Width LE 2.5 2.0 5.0 .. Fip~M3&4 I, 
llole 1: F,OOK 300 ,.,_GOld • ._ ...... ~ • .,..,...... t>y .._...,. ~ (to_.- jurciOn ....,.._ ... II -61!"Cl. 11"*1 -1"41 
...-...--.TNo..----·--...... . ___ .., .. ___ 
11114itl: iiCnln -.1 1cm. an IOICII dMie • +WC. ~ Oftlr, ~ M. 
llolo:l:lle,._(INIIIDd80011, T- ~011IOICIIrNg.lal. +IIII'C,.....,...M, erda! +,III'Cord -II&C_._.....,.... ... 10oi'IIIA11 . 
.... ot ~~~~~- • +»'C. +1~" -w•ct._. ... CdlliUn-->· 
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Test Circuitry (TTL-to-ECL) 
------------------
m. INPUT FOIICl/SENS£ allall 
JWJ 
OV__J 'm 
m INI'IIT $ElCR 
1 0: 1 QIVI)[I 
CltCIIT • )004 TO I1WOUNII 
·------------------













IWVAl.M CltCIIT roll : 
•4¥ •TI/~ ~TlON I 
·------------------· 
·--------------------· 
I 11:1. III'UT roct/DSE CIIICIJir 1 
1 -o.:y-~v 1 
I I 





I lit I 
I 
211 DMDO I 
- I 
I 
EQUIYAI.EIIT CIRCUIT FOI : 
I • 4y •2Y/:IOA TEJMIIU.TlON I 
·--------------------· 
TLI"/1.,._., 
-1:"'•1101l,.,..ion.""-an.1«oui!Uio"'*'e-tlti....,.,Fitil._.t!ttnl-'t101l-""-.,~oroui!UIIIIIIII .,.._.,_lall ___ ... ...-... .. _ ....  
-I: TT\. ariii!CL tarca llgnalln trautta• tn1 M • eon- INs. 
-a:Yntlt~IO.,...-d-01 ~IO.....,.S. \l!elt-..,.siO.,...-d-O.Ot ~ niYaoll--.. prd. 
_ ....... 1!!Cl,... ....... ..-....... --.uwv ....... 
I'IQURIII. m....-:CLACTNICirault 






~ 's \i "- ""z ~ tm 
I'IGURe 2. TTl. to EeL T~pe;8tlon 0.18y 8nd Tr8n-'11on T1rMI 
13 
Test Circuitry (ECL-to-TTL) 
Wm. • 5Y 
~·11'1 
'/u • •UY 
-------------
-----· 




1 ........ ....~. .. l r(ll)t-+-._ .. 
$n. -t-+if---t+-Yt"""""+-+--ft (OUT) 
IOIIIIIYilU 





·----------· I 1!C1. MIT P'OIC(/SDISf 
I CIIICIJIT 




-I: Tho TIL Tfi.&UtJIUiup•"'"•-~~~ +11/onrtorZI.ona LZ-
- '=TIL end I!CI. tlrOI lllp.ls n brca!VIt> h OUT >AI !CO IIC&IC ~ 
- 4: Ym_ll _......,. FOWtd .til 0.1 ,, Va! lo _......,to FOWtd- 0.01 ~and Yeo lo -~~~.,-
FIGURE 3.. ECL-eo-m AC Tell Clrcuh 
, ..
Switching Waveforms (ECL-to-TTL) 
ECI.IIAT4~ ~
I I I 
I.Aitll ENAII.L I I ! ~ L...t--+Ji i j\--
i i '"'i~-
'I\JII/1021 ... 11 
II1MI: DIA II LOW, and 0! II tiQH 




111M1: DIA II LOW, L! II HIGH T\fl/10211-14 
FIGURE L EeL .... TTL TrMiitiotl, OE to TTl. Output, Enable II'HII DiNIH T'-
m OUTPUT 
- 01! loiiGH, Ll! II HIGH 




' ~ a 
~ i [ = I ; ft ~ I 




I'IGUAE 7. AppliCatiON Dll;rem-MOSrm. SRAIIInWIICeiJalnt 100321 !CL-TTl. Latched l'I'IM
ialor 
Ordering Information 
Thll deW:a l'l.lrnt.' II~ to fOmt part ol I !lmpllfted pt.YCIIaing cede wtwrw A~ type and 
lllmperi!UIW range •• 
defined • tolloM: 
__ ,,......., ,. r 1 ~';"!~= .. --
~~ ----------,----' _.avnerUI.nd bin-
in 
0 • CM...ac DP proceMing 
F • QJad Oerpak 
P • Plastic DIP T.mperaue Range 
Q • Plastic L8aded Chip Carrier (PCC) C • Cotrmcwcial (O'C to +85'C) 
S- Small OulliM (SOIC) I • lndustnal (-«rCto +85"C) (FCC Only) 
M - lolilltary (-55"C to + 125-c:) 
16 
17 




u.Lud ceramic Dual-ln-l.Jne PICkage (0.400• W"Kiel (Dl 
NS Peakage Number -'241 
0.1141 
--.------w --------~ 
2.t. U U It 10 U ta 17 
B!m"l 
ALL LWTI~ 
24-LHd Molded Pec:llage (0.300" Wlde) (S) 
NS PIIOI<age Number 112411 
18 
ao IIAX n~-
11 All LUllS m AU l.EAIIS .... , .. , 
Physical Dimensions ~nc~~es (rlilllmetwsl (Oorrti'wd) 
1.1oU-1-Iot [• .... o.oeJ 
II 
C ,_,. .. ,, .. Eid IIU.I·:IIMJ 1.111 
~1 ... 
-1 L.-0 ....... 115 
14-Lnd PIMIIC Dual-ln.Urwi'II:Ukge (P} 
N8 PaaluiQe Number N24E 
I I I 
0 
II 











Physical Dimensions nc:t~et (mlllllwt.rs) (Con1lroed) 




Ul"! SUPPORT I"OUCY 
_t.miiAI 
~.1'\.1:1 
-.--.... ,"' J .. .. 
_.,. ~t= 
- f--I .• IWI 
--· 
NATIONAL'S PROOUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL eot.PONENTS IN UFE SUPPORT 
DEVICES OR SYSTEMS WITHOUT H£ EXPRESS WFIITEN APPROVAL OF THE PRESIDENT OF NATIONAL 
SEMICONDUCTOR CXlRPORATIOH. 1w ...-1 ....,_,.,. 
1. Ufe M~pport deYices or ~tema are deviCes or 
.,.._,.,. wllid\, (~ are intended tor aur9CaJ implant 
i1tO t1111 body, or (b) SJPPOff ~ sustain lite, and wnosa 
!Uure to perform, wn.n property ...-1 In ~
Witll ins1Nc11or11 tor LM proylded In 1M labeling. can 
be reasonably expected tD rea~ in a lignriCant iliury 
to tile~. 
_ .. _ 
Cot .......... 1tt1W __ _ 
JlllongtOI\ 1X 71017 
Tt I~ Z7z.ft611 
I'IIC 1110G) 717-11111 
2. A critical ~~ II 1n1 component or a lie 
-..pport ~ « syst.m ~ failure to perform _, 
be rauonably expected tD cause ttoe !allure of tne llfll 
aupport dllvlce or IYIIem, or to affect ita Hlety or 
ellectwnna. 




mHARRJs Cij SEMICONDUCTOR 
August 1995 
Features 
• 3 Micron Radiation Hardened SOS CUOS 
• Total Dose 200K RAD (SI) 
• SEP Effective LET No Upsets: >100 r.'IEV-cm2Jmg 
• Single Evtn Upset (SEU) lmnn•1ity < 2 :1 10 .. Errors/ 
Bit-Day (Typ) 
• Dose Rate Survivability: >1:1 1012 RAD (Si)ls 
• Latch-Up Free Under Any Conditions 
• Fanout (Over Temperature Range) 
• Standard Outpw ·10 LSTTL Loads 
• Military Temperatwe Range: -55°C to +12S'C 
• Slgnlflcart Power Reduction Compared to LSTIL ICs 
• DC Operating Voltage Range: 4.5V to 5.5V 
• Input Logic Levels 
• VIL = o.3 vee Mall 
- VIH = 0.1 vee Min 
• lnpll CUTert Levels II s ~at VOL. YOH 
Description 
The Harris HCS138MS is a Radiation Hardened 3-to-8 line 
Decoder/Oemutlplexer. The outputs are active In the low 
stae. Two active low and one active high enables (E1, E2, 
E3) are provided. If the device Is enabled, the binary Inputs 
(AO, A 1, A2) determine which one of the eight oormally high 
outputs will go to a low logic level. 
The HCS138MS utllzes advanced CMOS/SOS technology 
to achieve high-speed operation. This device is a member of 
radation hardened, higl-speed, CMOSISOS Logic Farrily. 
The HCS13BMS Is supplied In a 161ead Ceramic flatpack 
(K suffix) or a SBDIP Package (0 suffix). 
Ordering Information 
PART NUMBER TEMPERATURE RANGE 
HCS13SDMSR -55°C to+ 1 250C 
HCS138KMSR ·S5°C to • 1 250C 
HCS1380/Sample +25°C 
HCS1 381</Sample . +250C 
HCS138HMSR +250C 
HCS138MS 
Radiation Hardened Inverting 
3-to-8 line Decoder/Demultiplexer 
Pinouts 
11 LEAD CERAMIC DUAL-IN-liNE 
METAL SEAL PACKAGE (SBDIP) 
MIL·STD-1835 CDIP2-T16 
TOP VIEW 
~---v----!!1 AD.! vee 
A1 Z ~ Vii ~ AZ~ 4V'i 
fi~ ~Yi 
n:[ ~Y3 
E:l [! PD Y4 
Y1[I ~Vi 
GND [! ~Vi 
16 LEAD CERAMIC ME"Tl'L SEAL 
FLATPACK PACKAGE (FLATPACK) 
MIL-STD-1835 CDFP4-F16 
TOP VIEW 
AD 1. 11 vee 
A1 z 11 Vii 
AZ , 14 Y1 




0 I 11 Y4 
Y7 7 10 Yl 
GND I • Vi 
SCREENING LEVEL PACKAGE 
Harris Class S Equlvalerl 16 Lead SBDIP 
Harris Class .S Equlvalert 16 Lead Ceramic Flalplldt 
Sample 16 Lead SBDIP 
Sample 16 Lead Ceramic Flatpad<. 
Ole Ole 
CAUTION: These c»Yiees are Sii'\SitlW to eiediOStatlC discharge. Usars shoiJid fOllOW proper I. C. Handling PrcadiJres. 
Cop)Jlghl c 1-!ll.JTis Corporation 1995 
Spec Nurrber 518751 






E3 E2 E1 A2 A1 AO YO Y1 Y2 Y3 Y4 YS Y6 Yl 
X X H X X X H H H H H H H H 
L X X X X X H H H H H H H H 
X H X X X X H H H H H H H H 
H L L L L L L H H H H H H H 
H L L L L H H L H H H H H H 
H L L L H L H H L H H H H H 
H L L L H H H H H L H H H H 
H L L H L L H H H H L H H H 
H L L H L H H H H H H L H H 
H L L H H L H H H H H H L H 
H L L H H H H H H H H H H L 
H • High level, L • low Level, X • Don't Csra 
Spec Number 518751 
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SpecifiCIJtions HCS138MS 
Absolute Maximum Ratings 
Supply Voltage (VCC) ......................... .0.5VtrJ +7.0V 
I~ Votage Ralg8, AI lf1>uls ............. .O.SV to VCC +0.5V 
DC lnpt.t Cu11'8n1. Anj One ~ ........................ i1 DrnA 
DC Dral'l CLI'I'In Airj One 0Utpll. ...................... :t25mA 
(All Votage Refarence 10 the VSS Temina~ 
Storage T8ITip8l'llUSB Range (TST G) . . . . • • • . • • • -650C trJ + 1 SOOe 
Lead T~ll..nl {SoldertYjj 10sac) .................. +265°e 
Jl.lletlon TemperatLre (TJ) .......................... +175°C 
ESD Classlfica11on ................................ Class 1 
Reliability Information 
The nnal Resisfanca e .JA e JC 
SBDIP Packaga.................... 7:f>CIW 24°CNJ 
Ceramic Fl8tpack Peckege........... 1140C.W NJCNJ 
Maxlnun Packag& Power~ at+ 125"C Arrillert 
SBDIP Package .................................. 0.68W 
Ceramic Fla£pack Package ......................... 0.44W 
If device power axcaads package ~lion capablty, provide heat 
sinking or derace lneeny at the folowi'lg rate: 
SBDIP Package •........................•.... 13.7mWfC 
Cammie Fla£pack Package ...................... 8.8mWfe 
CAVTION: A# wilflal _,lt:tJt1CitJcttn, ~ &f«< under·~ Mlullmum Rletingf" may be eppii«<IO ~ (~ llf e time) WllilOCif ,.*lltillg In ,.mtM»>If 
dtlmiJg8. This Is a SII'IIS$ f8t1ng only. EJtp0!1Jte 10 ~ mazimiJm l'8ling CDndl!ioM for e1/l8nd6tl periods mey tiifet:! delofal rallablllly. The CDndl!ioM IIS»d 
u/XIIt' "f/el:f1iCa/ PfltformllllCfl Charsctetistics" at1 me 0111y ctVld/Dclns f8CClfllrr.anc»d for sarisflcroty ClfWica operaticn. 
Operating Conditions 
Supply VohaQG ............................. -H.5V 11H5.5V lnpU: Low VoltagQ (VIL) ................... o.ov to 30% ct vee 
1~ Rise and Fall lines at vee. 4.5V (TR. TF) ...•. sOO'lS Max lnpt.J Hlgllkltaga (VI H) •.........•....•.• 7(Jil(. ct vee 10 vee 
Operating Temperall.n Range (TAl ..•.••••..•• ·SSOC to +125°e 
TABLE1. DCELE~CALPERFORMANCECHARACTE~SnCS 
GROUP UMITS 
(NOTE 1) A SUB-
PARAMETER SYMBOL CONDinONS GROUPS TEMPERATURE MIN MAX UNITS 
Qulesc&rt CuiTIIIlt ICC vee. s.sv. 1 +2SOC . 40 
""' VIN- vee or GND 2,3 + 1250C, -55°C 750 IIA 
Outpl.l Cl.mlr't IOL vee • 4.5V, VIH • 4.5V, 1 +2S"C 7.2 . 
'"" (SiniQ VOUT • 0.4V, VIL • OV 
2. 3 +1250C, -55°C 6.0 - rnA 
0Utpl.(Cllrart IOH vee • 4.5V, VIH • 4.5V, 1 +250C -7.2 . mA 
(Soual) VOUT • vee .0.4V, 
VIL•OV 2. 3 + 12sac. -55°C -6.0 - mA 
OUtpll Voltage Low VOL vee • 4.5V, VIH • 3.15V, 1, 2, 3 +250C, + 125°e, -ssoc . 0.1 v 
IOL • SO)I.A, VIL • 1.35V 
VCC • 5.5V, VIH • 3.85V, 1. 2. 3 +250C, +125°C, -55°C 0.1 v 
IOL • 50)1.A. VIL • 1.65V 
Outpli Voltage Higl VOH vee • 4.5V, VIH • 3.15V, 1, 2, 3 +2SOC, •125°e, -SS0 e vee . v 
IOH • -SOpA. VIL • 1.35V -o.1 
Vee • S.SV, VIH • 3.BSV, 1, 2, 3 +250C, •12S0 e, -55°C vee . v 
IOH • -SOVA, VIL • 1.65V -o.1 
I"P~A Leakage liN vee • s.sv. VIN • vee or , +250C ~.5 !.&A 
CUIT&nt GND 
2, 3 +1250C, -ssoe ±5.0 
""' 
Noise mll'U'llty FN VCC•4.5V, 7. 8A. 8B +250C, + 125°C, -550C 
FI.I'IC!ion!ll Test VIH • 0.70(VCC), 
VIL • 0.30(VCC) (Nola 2) 
NOTES: 
1. All vollag&s reference ID device GND. 
2. For functional tests VO C! 4.0V is recognized as a logic "'1", and VO S O.SV is recognizad as 11 logic "0". 
Spec Number 518751 
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Specifications HCS13BMS 
TABLE Z. AC ELECTRICAL PERFORMANCE CHARACTERISTICS 
GROUP UMITS 
(NOTES 1, Z) A SUB-
PARAMETER SYMBOL CONDITIONS GROUPS TEMPERATURE MIN MAX UNITS 
Address to ~ TPLH vee • .c.sv 9 ... zsoc 2 28 ns 
10,11 +1Z50C, -55°C 2 34 ns 
TPHL vee. 4.sv 9 +2SOC 2 28 ns 
10,11 •1Z50C. -55°e 2 34 ns 
EnsbletoO~ TPLH vee. 4.sv 9 ... zsoc 2 27 ns 
10.11 +1Z50C. -55°C 2 33 ns 
TPHL vee. 4.sv 9 +2SOC 2 27 ns 
10. 11 •1250C. -55°e 2 33 ns 
NOTES: 
1. All volt.eges referenced to device GND. 
2. Ae maasl1"91ll91"1S asst.me RL • soon eL • 50pF, lnptl TR • TF • 3ns. VIL • GND. VIH • Vee. 
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS 
UMITS 
PARAMETER SYMBOL CONDmONS NOTES TEMPERATURE MIN MAX UNITS 
Capacitance Power CPO vee. s.ov. t. 1M Hz 1 +ZSOC 78 pF 
Dissipation 
1 +12SOC . 113 pF 
lf1K.l Capadtanca eiN vee. s.ov. f ·1MHz , •2SOC - 10 pF 
1 +12SOC . 10 pF 
Outp Lt T ransltlon TTHL vee • .c.sv 1 ... zsoc . 15 ns 
Time TTLH 
1 +12SOC 22 ns 
NOTE: 
1. The peramaters lsled In Table 3 are controled via design or process parameters. Mn and Max Limb are guaranl8ed lilt not dlrBdly 
tested. Thase parameters are d"laractarlzed l4XJ!llnllial design release and L4JOn design changes which affect these d1aractsr1stlcs. 
TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS 
ZOOKRAD 
UIIITS 
(NOTES 1. 2) 
PARAMETER SYMBOL CONDITIONS TEMPERATURE MIN MAX UNITS 
Quiescsrt CuiTBflt ICC vee • 5.5V, VIN • vee or GND +ZS"'C 0.75 rnA 
OUtpt.« CliTart (Sink) IOL vee· 4.5V, VIN ·vee or GND. +250C 6.0 mA 
VOUT •0.4V 
OUtpt.«Cinert IOH vee. 4.sv. VIN. vee or GND. +250C -6.0 mA 
(Soln:e) VOUT • VCC -O.o4V 
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TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued) 
200KRAD 
UIITS 
(NOTES 1, 2) 
PARAMETER SYMBOL CONDITIONS TEMPERATURE MIN MAX UM'TS 
OUtpll Voltage Low VOL vee • 4.5V and 5.5V, VlH • 0. 70(Vee). +250C - 0.1 v 
VIL • 0.30(Vee), IOL • ~ 
Outpll Voltage Hig:l VOH vee • 4.5V and 5.5V, VlH • 0.70(VeC), +250C vee v 
VIL • 0.30(VCe), IOH • -5011A -o.1 
lnpu: Leakage CIJ"l8,_ liN vee • 5.5V, VIN • vee or GND +250C - :t5 J.LA 
Nolselmrruity FN vee • 4.5V, VIH • 0.70(VeC), +250C . . 
FI.R:tlonel Test VIL • 0.30(VCe), (NOUI 3) 
Addi8SS 10 Ol.I!U TPLH vee- 4.sv +250C 2 ~ ns 
TPHL vee. 4.sv +250C 2 34 ns 
Enable to Cll.KptJ TPLH vee- 4.5V +250C 2 33 ns 
TPHL vee. 4.sv +2SOC 2 33 ns 
NOTES: 
1. All vohages referenced to device GND. 
Z. Ae meeslnlllents ass.me RL • SOO.Q. CL • 50pF, lnpu: TR • TF • 3ns. VIL • GND. VIH • vee. 
3. For functional tasts VO 0! 4.0V Is racoglizad as a logic.,., and VO s; o.sv Is racoglizad as a logic '0". 
TABLE 5. BURN-IN AND OPERATING UFE TEST, DELTA PARAMETERS (+ZS0C) 
GROUPB 
PARAMETER SUBGROUP DELTA UMIT 
ICC 5 12J.LA 
IOLJIOH 5 -15% ofO HOIS 
TABLE I. APPLICABLE SUBGROUPS 
CONFORMANCE GROUPS METHOD GROUP A SUBGROUPS READ AND RECORD 
Initial Tast (Pr&bum-ln) 100%/5004 1, 7, 9 ICC,IOLIH 
lrurimTestl (Postlxm-~) 100%/5004 1. 7.V ICC, IOI..JH 
lr1Giim Test D (Postbtm-ln) 100%/5004 1. 7. 9 ICC.IOUH 
PDA 100%/5004 1, 7. 9, Delas 
lrterim Test III (Pos1bl.m-~) 100%/5004 1, 7, 9 ICC,IOUH 
PDA 100%/5004 1. 7.9.Dekas 
Final Test 100%/5004 z. 3. BA. 88. 10. 11 
Group A (Not& 1) Sample/5005 1, 2, 3, 7, 8A, 88, 9, 10, 11 
GroupS Slbgroup B-5 Sample/5005 1, 2. 3. 7, 8A, 88, 9, 10, 11, Deltas SubQI'OI-"S 1, 2, 3, 9, 10, 11 
Subgroup B-6 S8mple/5005 1, 7.V 
GroupO Sample/5005 1. 7, 9 
NOTE: 
1. Alternate gro14> A lnspectlon In accordance with method 5005 of Mll-STD-883 may be exerdsed. 
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TABLE 7. TOTAL DOSE IRRADIATION 
TEST READ AND RECORD 
CONFORMANCE 
GROUPS METHOD PRE RAD POSTRAD PRERAD POS
TRAD 
GroupE Subg'oup 2 5005 1, 7, 9 Table 4 1
, 9 Table 4 (Note 1) 
NOTE: 
1. Excapl: FN teSt which wll be perfonned 100% Goh.lo-Go. 
TABLE 8. STATIC AND DYNAMIC BURN· IN TEST CONNECTIONS 
OSCILLATOR 
OPEN GROUND 112VCC• 3V±D.SV vee • &V ± o.sv 50kHz I 25kHz 
STATIC BURN-IN I TEST CONNECTIONS (Note 1) 
7, 9-15 1 ·6, 8 16 I 
STATIC BURN-IN II TEST CONNECTIONS (Nola 1) 
7, 9. 15 8 . 1 • 6, 16 I 
DYNAMIC BURN-IN TEST CONNECTIONS (Note Z) 
4, 5, 8 7, 9. 15 3, 6, 16 z I 1 
NOTES: 
1. Each pin IIX08pt vee and GN D wil have a resistor o1 1 01<.0 ± 59' for s&atlc bun-In 
2. Each pin axcapt vee and GND wll have a I1ISisiDr or 68m ± 5% ror dynarTic bum.Jn 
TABLE 9. IRRADIA110N TEST CONNECTIONS 
OPEN GROUND VCC • SV±D.SV 
7. 9- 15 8 1-6,16 
NOTE: Each pin except vee and GND wll have a resistor of 4 71<0 :t: 5% for irradiation tasting. 
Gro14> E, ~ 2, sa"l>l& slzs Is 4 dice/wafer 0 falk.ns. 
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Harris Space Level Product Flow • 'MS' 
Wafer Lot Acceptance (All Lots) Method 5007 
Onclucles SEM) 
G~MA Radiation Ver1flcatlon (Each Wafer) Method 1019, 
4 Samples/Wafer, 0 Rejects 
100% Nondestructive Bond Pull, Method 2023 
Sample- Wire Bond Pull Moi'Vtor, Method 2011 
Sample- Die Shear Monitor, Method 2019 or 2027 
100% Internal Visual Inspection, Method 2010, Condition A 
100% Tef1'l)el'8tJJre Cycle, Method 1010, Condition C, 
10 Cycles 
100% Constant Acceleration, Method 2001, Condtion per 
Method 500-4 
100% PIND, Method 2020, Condition A 
100% External Vtsual 
100% Serialization 
100% Initial Electrical Test (TO) 
100% Static Bum-In 1, Condition A or B, 24 hrs. min., 
+1250C min., Method 1015 
NOTES: 
100% Interim Electrical Test 1 (T1) 
100% Delta Calculation (TO-T1) 
100% Static Bum~n 2, Condition A or B, 24 ITs. min., 
+ 125°C min., Method 1015 
100% Interim Electrical Test 2 (T2) 
100% Delta Calculation (TO-T2) 
100% POA 1, Method 5004 (Notes 1and 2) 
100% Dynamic Bum-In, Condition D, 240 hrs., +125°C or 
Equivalert, Method 1015 
100% Interim Electrical Test 3 (T3) 
100% Delta Calculation (TO·T3) 
100% PDA 2, Method 5004 (Note 2) 
100% Final Electrical Test 
100% Fine/Gross Leak. Method 101-4 
100% Radographlc, Method 2012 (Note 3) 
100% External VIsual, Method 2009 
Sample - Group A, Method 5005 (Note -4) 
100% Data Package Generation (Note 5) 
1. Falk.res from lntelin elec1rical test 1 and 2 are cornbilGd for dGtarmlnng PDA 1. 
z. Faiknsfromsubgro!4) 1, 7, 9 8nd dehas are u$8<1 fora.lculating PDA. The maximm aloweble PDA • 5% wldl no more !han 3%of1he 
falli"9S from su~ 7. 
3. Radlogaphlc (X-Ray) llspectlon may be petformed at any point attar $81'1eiUition as alowed by Method 500<4. 
4. Alt9rn8 G~ A t9Sti'lg may be perfOITTlQd as alowed by MIL·STD-883, Method 5005. 
5. Dal8 Package CorMn1:s: 
• Ca.lar Shaat (HarTis Nama and/or l.o!JI, P.O. Nl.ntlar, Cu!iiDmar Part NI.JTtl&r. Lot Data Code, Harris Part NI.JTtl&r. l..c1 Nl.ntlar, Quantly). 
• Wf#w Lot AccapCance Report (MeChod 5007). Includes reproducllons d SEM photos with percert. of step coverage. 
• GAMMA Radiation Repon. Coruils Ca.lar paga, d~ Rad Dose, Lot Nl.ntlar, Test Package used, Specf'ICSIIon Nunbers, Tesr 
equipment. 1111:. Radatlon Read 8nd Record data on fie at Harris. 
• X-Ray rapon and flm. Includes pet I81TOI1larBI' maasuamerns. 
• Sclaenlng. Electrical, and Gr~ A attribt.les (Scraenilg aarlli.JBS begin allsr package seal). 
• Lot. Serial Nurrber Sheet (Good Ll1ks serial runbar and lot IUTiber). 
• \larlables Data V\1 Deb oparatioriS). Data Is idenllfl&d by serial oomber. Data header ildudes lot runber and dated tast 
• The Cenr'JC«e of Coi10!TI'I!IIlCe Is a pelt of dle shipping lrwoice and Is 1"10( p!ll't of the 01118 Book. The Certf'ICate of Conformence Is 3lgled 
by an alJhorlzad Qualty RapreserUwa. 
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85 x 1 01 rrils 
METAWZATION: 
Type: SiAl 
Metal Thickness: 11 kA ± 1 kA 
GLASSIVATION: 
Type: Si02 
Thickness: 1 JkA ± 2.6kA 
WORST CASE CURRENT DENSITY: 
<2.0 x 105Aicm2 
BOND PAD SIZE: 
1 oo,...m X 1 OD,J.m 
4 x 4 mils 
Metallization Mask Layout 
HCS13811S 
At AO vee YO 
C2) (1) (1~ (1~ 
IIC 
(1) (It (It (1 at 











NOTE: The <1e diagram Is a generic plot from a sinilar HCS device. It Is lrmnded to Indicate approximate die size and bond pad location 
The mask series for the HCS138 is TA14361A. 





Octal Transparent Latch, Three-State 
Features 
• 3 Micron Radiation Hardened SOS CMOS 
• Total Dose 200K RAD (Si) 
• SEP Effective lET No Upsets: >100 MEV-cm2/mg 
• Single Event Upset (SEU) lmm!M"Iity < 2 x 1cr• Errors/Bit· 
Day(Typ) 
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s 
• Dose Rate Upset >1010 RAD (SOls 20ns Pulse 
• U.tch-Up Free Under Any Concitions 
• Fanout (Ovw TemperatLI"e Range) 
• Bus Driver Outputs· 15 LSTTL loads 
• Military Temperatw-e Range: -S5°C to +12SOC 
• Significant Power Reduction Compared to LSTIL ICa 
• DC Operating Voltage Range: 4.5V to 5.5V 
• Input Logic Levels 
• VIL = o.J vee Max 
• VIH = o. 1 vee Min 
• Input Current Levels li s: ~ at VOL. VOH 
Description 
The Harris HCS573MS Is a Radiation Hardened octal transpar-
ent three-state latch with an active low output enable. The 
HCS573MS liilizes advanced CMOS/SOS technology. The 
outputs are transparert to the inputs when the Lctch Enable (LE) 
is HIGH. 'Mien the Latch Enable (LE) goes LOW, the data is 
latched. The Output Enable (OE) controls the tri-state outputs. 
When the Output Enable (OE) is HIGH, the outp~AS are in the 
hlgllmpedance state. The latch operation Is Independent of the 
stae d the Output Enable. 
The HCS573MS utilizes advanced CMOSISOS technology to 
achieve high-speed oper~on. This device Is a member of 
radation hardened, hlgl-speed, CMOSISOS Logic Family. 
The HCS573MS Is supplied In a 20 lead Ceramic flatpack 
(K suffix) or a SBDIP Package (D suffix). 
Ordering Information 












ZD LEAD CERAMIC DUAL-IN-UNE 
METAL SEAL PACKAGE (SBDIP) 
MIL·STD-1835 COIP2-T20, LEAD FINISH C 
TOP VIEW 
--~r; .., vee 
DO~ 100 






Dl =i F, Ql 
D7 J ~~07 
GND 2] ~LE ----.. ___ ..J_ -
20 LEAD CERAMIC METAL SEAL 
FLATPACK PACKAGE (FLATPACK) 












SCREENING LEVEL PACKAGE 
HCSS73DMSR -S5°C to + 1 zsoc Harris Class S Equivaler« 20 Lead SBDIP 
HCS573KMSR -55°C to + 1 zsoc Harris Class S Equivaler« 20 Lead Ceranic Flatpack 
HCS573D/Sample +25°C Sample 20 Lead SBDIP 
HCS573K/Sample +25°C Sample 20 Lead Ceramic Flatpack 











CAUTION: These deYices are sensmw tc McUostatlc diSCharge. users ShaJid folia.¥ proper I. C. Handling ProcedUres. 
Copynghl C Harris Corporlllion 1 995 
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H • High Laval 
L • Low I..Jwel 
X • Immaterial 









I • Law voltage level prior to the high-to-law latch enable translion 
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Absolute Maximum Ratings 
Supply Voltage (Vee) ......................... .0.5Vto +7.0V 
lllU Volage Range, Allflltlls .....••...... ..O.SV to vee +O.SV 
DC lnpll Current. Ani One nput ........................ ±1omA 
DC Oran CI.I"Rll1. Arrj One OUtp ll. ...................... :t25mA 
(All Vokage Rsferance to the VSS TIIITTinal) 
Storage T~un Range (TSTG) ........... .asOC to+ 1SOOC 
Lead Tamperai.Ln ('Solderi"g 10sac) .................. +265°C 
JI.I\Ctlon Temperann (TJ) .......................... +175°C 
ESO Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1 
Reliability Information 
Thermal Resistance a .lA Bx: 
SBDIP Package. . • . . . . . . . . . . . . . . . . . 7~ 24°CNJ 
Ce18nic Fletpaclt Pacl0ge . . . . . . . . . . . 10flCNJ 2t'CNJ 
Max! nun Package Power DlssipOOon at+ 1250C Anillert 
SBDIP Package .................................. 0.6fiN 
Ceranic F.clt Package ......................... 0.47W 
If device powar axceads package ~lion capablty, provide hllat. 
sinking or derate lnearly at the folowilg rate: 
SBDIP Package .............................. 13.9mWfC 
Ceranic F.clt Package ................•..... 9.3mWFe 
CAUTION: -"' wflh all Mni«~t!d~Jaor$, ~ bf«< under·~ Mulmum Rating$• may l» tlppli«J CO dwicQ (OM tit tllime) Wit/lOUr re~ltlng In,_,_, 
dlHnltgG. This Is a _._ ramg onJy. ExpMUte 10 IIMOIUfe maximum mting CDIIdlfiOM for extend«~ ptlflods mll'f ~ ~ trlliablllty. The CDIIdlfiOM btl8d 
undllr "flecfrica/ Petformllf'a CharacteristiCS. atV !he only CXWlditlc:m recanlll«<ded for ssrisfactotY diWice ~. 
Operating Conditions 
Supply VohagG (VCC).. . . .. . .. . . .. • .. . . .. . . .. -H .SV to +S.SV lnpu:L.Dw Voltage (Vll.J ................... O.OV to 30% of vee 
1np4.1. Rise and Fall Tines at vee • 4 .sv (TR, TF) .••.• soons Max lnpu: Hlgl Voltage (VI H) •.••••.••••.•••.•• 70Cll'. of vee 10 vee 
Operating T~t.Ln Range <TA> ............ ·SSOC to +12S0e 
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS 
GROUP UMITS 
(NOTE 1) A SUB-
PARAMETER SYMBOL CONDITIONS GROUPS TEMPERA lURE MIN IIAX UNITS 
Qulesc&rt Currant ICC vee. s.sv. , +250C - 40 
"" VIN • vee orGND 
2. 3 +1250C. -55°C - 750 IIA 
Outp~ Cc.mtnt IOL vee • 4.SV, VIH • 4.SV, , +2SOC 7.2 - ""' (Sink) VOUT • 0.4V, Vll• OV 
2. 3 +1250C, -55°C 6.0 rnA 
Outpll eLJTart IOH vee • 4.5V, VIH • 4.5V, 1 +2SOC -7.2 mA 
(Solsce) VOUT • vee .0.4V, 
VIL • OV 2.3 +1ZSOC. -55°C -6.0 - mA 
Outpll Voltage Low VOL vee • 4.5V, VIH • 3.15V, 1, 2, 3 +250C, +12S
0 e, -ssoe . 0.1 v 
IOL • SOJi.A, VIL • 1.35V 
vee. s.sv. VIH • 3.ssv. 1. 2. 3 +250C, + 125°C. -55°C 0.1 v 
IOL • 50jiA. VIL • 1.65V 
OutpLt Voltage Hlgl VOH Vee • 4.SV, VIH • 3.1SV, 1, 2, 3 +250C, +125°e, -ssoe vee 
. v 
IOH • -5~ VIL • 1.35V ..0.1 
vee • 5.5V, VIH • 3.85V, 1, 2, 3 +2SOC, +12S0 e, -ssoe vee . v 
IOH • ·SOJLA. Vll• 1.65V ..0.1 
I~ Leak.!lge liN vee - 5.5V. VIN - vee or 1 +ZSOC ±0.5 IIA 
Current GND 
2, 3 +1250C, -ssoe . :t5.0 
"" 
0utpl.l Leakage IOZ vee. s.sv. VIN • ov or 1 +250C ±1.0 
"" Cu1T811t vee 
2.3 +1250C. -55°C :t:50 IIA 
Noise lmrn.nlty FN VCe•<4.SV, 7,8A,8B +2SOC, +125°C, -ssoc -
. 
FlllCtional Test VIH • 0.70(VCC). 
VIL • 0.30(VCC) (Note 2) 
NOTES: 
1. All voltages reference to device GND. 
2. For functional tests VO ~ 4.0V Is recognized as a logic.,., and VO s 0.5V Is recognized as a logic "0·. 
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TABLE 2. AC ELECTRICAL PERFORMANCE aiARACTERISTICS 
GROUP UMITS 
(NOTES 1. 2) A SUB-
PARAMETER SYMBOL CONDITIONS GROUPS TEMPERATURE MIN IIAX UMTS 
Dotato Qn TPL.H vee. 4.sv II +2SOC 2 24 ns 
TPHL 
10. 11 +1250C, -55°C 2 29 ns 
LEtoQn TPLH vee. 4.sv 9 •2SOC 2 27 ns 
10, 11 +12SOC, ·S5°e 2 35 ns 
TPHL vee. 4.sv 9 +250C 2 31 ns 
10. ,, 
.. 1250C, -55°e 2 40 ns 
E~-.!bleiDO~ TPZL vee. 4.sv 9 +2SOC 2 27 ns 
10.11 +1250C, ·55°e 2 33 ns 
TPZH VCC•4.5V 9 +250C 2 24 ns 
10,11 +12SOC, -55°e 2 29 ns 
Disable to Out;xa TPI.l vee. 4.sv 9 +2SOC 2 25 ns 
10, 11 +1250C, -ssoe 2 29 ns 
TPHZ vee-4.5V 9 +250C 2 21 ns 
10, 11 +12SOC, -S5°e 2 25 ns 
NOTES: 
1. All vollages reterenced to device CND. 
2. Ae me8Slnl1lents O$SliTIG RL • 500.0. CL • 50pF, lnPlK TR • TF • 3m. VIL • CND, VIH • vee. 
TABLE 3. ELECTRICAL PERFORMANCE aiARACTERISTICS 
UMITS 
PARAMETER SYMBOL CONDmONS NOTES TEMPERATURE MIN MAX UNTS 
eapacirance Power CPO vee. s.ov. r. 1M Hz 1 +250C 30 pF 
Dissipation 
1 +12sOC. -55°C 60 pF 
11"4Jt.( Capacitance GIN VCC • S.OV, f • 1MHz 1 +2SOC . 10 pF 
, +1250C, -55°e - 10 pF 
Outpt.t Trensilion TTHL vee. 4.sv 1 +2SOC . 12 ns 
Time TTLH 
1 +12SOC, -55°C 18 ns 
Sewprmeocr.ato TSU vee-4.5V 1 +250C 10 ns 
LE 
1 +12SOC, -55°C 15 ns 
Hold rme OeUito TH VCe•4.5V 1 +25°e 8 ns 
LE 
1 +1250C, -55°C 12 ns 
Ns&Width LE TW vee. 4.sv 1 +25°C 16 ns 
1 +1250C, ·55°e 24 ns 
NOTE: 
1. The pam meters lsr.ad In Table 3 ara controled via design or process pam meters. Min and Max Limits ara guamnteed bll. not dir&Cily 
te&ad. Thase parametars are d"laractariz&d l41011lnllal design ralease and upon design changes which alfect these d"laradsristics. 
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TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS 
200K RAD 
UMITS 
(NOTES 1, 2) 
PARAMETER SYMBOL CONDITIONS TEMPERATURE MIN MAX UNITS 
Quiescart CUrroot ICC vee • 5.5V, VIN • vee or GND +250C - 0.75 rM 
OU1p ~a Ci..mlr« (Sink) IOL vee • 4.5V, VIN • vee or GND, +250C 6.0 - rM 
VOUT•0.4V 
OUtpll Q..rrart IOH vee. 4.sv. VIN. vee or GND, +250C -6.0 rM 
(Soi.J'ca) voUT. vee -0.4V 
Outpll Voltage Low VOL vee • 4.5V or 5.5V, VIH • 0.70(VCC), +250C - 0.1 v 
VIL • D.30(VCC), IOL • 50jiA 
OUtpll Voltage Hi{tl VOH vee • 4.5V or S.SV, VIH • 0.70(VCC), +250C vee - v 
VIL • 0.30(VeC), IOH • ·SOVA -0.1 
lnpt.J: Leakage C~m~rx liN vee· s.sv, VIN ·vee or GND +ZSOC :t5 p.A 
Tri-State OLipl.l IOZ Applied Voltage • ov or vee, vee. s.sv +2SCC ±50 !!A 
l.aakage c l.IT'8f"t 
Noise lmllU'lity FN vee • 4.5V, VIH • 0. 70(VCC), +ZSOC 
Fl.llCilonal Test VIL • 0.30(VCC), (Noca 3) 
Detato Qn TPHL vee. 4.5V +2SOC 2 29 1'15 
TPI..H 
LEN_, Qn TPLH veC•4.5V +25"C 2 35 ns 
TPHL vee· 4.5V +250C z 40 ns 
Enable 10 0t.«pt1 TPZL vee- 4.sv +250C 2 33 ns 
I 
TPZH VCC• 4.5V +250C 2 29 ns 
Disable to OUtpll TPLZ vee- 4.sv +250C 2 29 ns 
TPHZ vee- 4.SV +250C 2 25 ns 
NOTES: 
1. All voltages referenced 10 device GN D. 
Z. AC ~nts essune RL • 5000. CL • 50pF, In !)~.a TR • TF • 3ns. VIL • GND. VIH • VCC. 
3. For functional t&SIS VO <!: 4.0V Is racogllzad as a logic .., •• and VO s o.sv Is racogllzad as a logic ~-
TABLE 5. BURN-IN AND OPERATING UFE TEST, DELTA PARAMETERS (+2SOC) 
GROUPS 
PARAMETER SUBGROUP DELTA UMIT 
ICC 5 12j.LA 
IOIJIOH 5 -15%ofOHou-
IOZLIIOZH 5 ±200nA 
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TABLE 6. APPLICABLE SUBGROUPS 
CONFORMANCE GROUPS METHOD GROUP A SUBGROUPS READ AND RECORD 
Initial Test (Prebum-ln) 100%/5004 1. 7, v ICC, IOLJH 
lrtsrim Test I (Postbl.m-ln) 1 00')0/5004 1, 7, 9 ICC, IOUH 
lrtsrim Test ri (Posbi.IT'I-In) 100%/5004 1, 7, 9 ICC,IOL.JH 
PDA 100%/5004 1, 7. 9, Deltas 
lraartm Test m (Postt>t.m-n) 100%/5004 1. 7, 9 ICC.IOL.JH 
PllA. 100%/5004 1, 7,9,Deltas 
Final Test 100%/5004 2, 3, BA. 88, 10, 11 
Group A (Note 1) Sanllle/5005 1. 2. 3. 7. 8A. 88. 9. 10,11 
GroupS Subgi'CX4l B·S Sample/5005 1,2,3, 7,8A,88,9,10,11.~Uts s~ 1, 2, 3, 9, 10. 11, 
(Note 2) 
Subgoop B..a ~5005 1, 7,9 
Group D Sa!11llel5005 1, 7,9 
NOTES: 
1. Altemete G~ A testi1g In O<:COI"dence ~method 5005 d MIL-STD-883 may be exerdsed. 
2. Tabla 5 parama1ers only. 
TABLE 7. TOTAL DOSE IRRADIATION 
CONFORMANCE 
TEST READ AND RECORD 
GROUPS METHOD PRERAD POSTRAD PRERAD POST RAD 
Group E Su~ 2 5005 1, 7, 9 Table 4 1, 9 Table 4 (Nels 1) 
NOTE: 
1. Except FN tast which wll be pelfonned 100% ~~-
TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS 
OSCILLATOR 
OPEN GROUND 112 vee. 3V± o.sv vee • sv :1: o.sv 50kHz I 25kHz 
STAnC BURN-IN I TEST CONNECTIONS (No(e 1) 
12-19 , - 11 20 I 
STAnC BURN-IN II TEST CONNECTIONS (Noll! 1) 
12 ·19 10 1 ° 9, 11, 20 0 I 0 
DYNAMIC BURN-IN TEST CONNECTIONS (Nola 2) 
0 1, 10 12 ·19 20 11 1 2·9 
NOTES: 
1. Each pin except VCC and GND wll haw a resistor of 1Dk.O ± 5% for static bun-In 
2. Each pin except VCC and GND wll haw a resistor of 6800 :1: 5% lor dynamic bl.m-i'l 
TABLE 9. IRRADIATION TEST CONNECTIONS 
OPEN GROUND vee • sv u.sv 
12 ·19 10 1 ·9,11, 20 
NOTE: Each pin e:xx:ept VCC and GND wll have a resistor or 47K.O :1: 5% for irradiation tesli1g. 
Group E, Subgroup 2, sa~ size Is 4 dice/wafer 0 feik.ns. 
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HCS573MS 
Harris Space Level Product Flow- 'MS' 
Wafe1 Lot Acceptance {All Lots) Method 5007 
(Includes SEM) 
GM1MA Radiation Verification (Each Wafer) Method 1019, 
4 Samples/Wafer, 0 Rejects 
100% Nondestructive Bond Pull, Method 2023 
Sample- Wire Bond Pull Montor, Method 2011 
Sample • Die Shear Monitor, Method 2019 or 2027 
100% Internal Visual Inspection, Method 2010, Cond~on A 
100% TeiJ1)ef'Bture Cycle, Method 1010, Condition C, 
10 Cycles 
100% Constant Acceleration, Method 2001, Conation per 
Method 5004 
100% PIND, Method 2020, Condition A 
100% External VISual 
100% Serialization 
100% Initial Electrical Test (TO) 
100% Interim Electrical Test 1 (T1) 
100% Delta Calculation (TO-T1) 
100% Static BLITI-In 2, Condition A or B, 24 hrs. min., 
+125°C min., Method 1015 
100% Interim Electrical Test 2 (T2) 
100% Delta Calculation (TO-T2) 
100% PDA 1, Method 5004 {Notes 1and 2) 
100% Dynamic Bum-In, Condition D, 240 hrs., +125°C or 
Eq.Jivalert, Method 1015 
100% Interim Electrical Test 3 (T3) 
100% Delta Calculation (TO-T3) 
100% PDA 2, Method 5004 (Note 2) 
100% Final Electrical Test 
100% FlnetGross Leak. Method 1014 
100% Radographlc, Method 2012 (Note 3) 
100% External VIsual, Method 2009 
100% Static Bum-In 1, Condition A or B, 24 hrs. min., Sa"""'e _Group A, Method 5005 (Note 4) 
+ 1250C rr1n., Method 1015 ""' 100% Data Package Generation (Note 5) 
NOTES: 
1. Falllres from lntsrm el9ctrical test 1 and 2 at9 combil6d for deloonlnh;J PDA 1. 
z. Fe.lk.l"estrom Slilgroup 1. 7, 9 and delt.asare used for~tc:ulallng PDA. The rnaxinLm aloweble PDA • 5% wRh no more than 3%oflhe 
faiii"QS from su~ 7. 
3. Radiogephk: (X-Ray) i"lspectlon may be pelformed at any pol..- aft8r serlalzatlon as alowed by Me1hod 5004. 
4. Altemcm G~ A tastilg may be perfOITllEICI as alowed by MIL-STD-883, Method 5005. 
5. Date Plldtage CorMnts: 
• CoverShaet (Hants Name and/or Logo, P.O. tUnbar, CuSDmer Part NLJTt)&r; Lot Date Code, Harr6 Part NLJTt)&r; L" tUnbar, Quantly). 
• Wsw Lot A&oeptance Report (Melhod 5007). Includes reprodudlons d SEM photos with percer4 of sap COY&rllgll. 
• GAMMA R.adlatlon Report. Cortans Cover page, dispoYion. R.ad Dose, Lot Nl.mber, Test Package used, Sped"JCalion NliTtlers, Ta!t 
eqt.ip-nert. elc. Racletion Read and RecOid data on fie at Harris. 
• X-Ray raport and ttm. Includes penarromecar measlnltl18n!S. 
• Scl&ellng. Elec:trical, and ~ A attribt.les (Screening a111"1llJBS begin after package seal). 
• ~Serial Nuni:ler Sheet (Good Lnits serial runb&r and kX runber). 
• Yartablas Data (AI Delfa operations). Da1a is lde111f1Gd by ser1alll.lmber. Dca header ildudes kX runbar and date d test 
• The Cenrlcete of Conronnance Is a pelt of lhe shipping nvolce and Is not pelt of lhe Date Book. The Certl"JCete of Corlol11ll!lnC8 Is sig"led 
by an allhortzad Qualty Rapresarutlve. 
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7 


















FIGURE 3. DATA SET-UP AND HOLD TIMES 
AC Load Circuit 
OUT-+----+- TEST 
POINT 











Spec Number 518771 
Three-State Low Timing Diagram 
THREE-STATE LOW VOLTAGE LEVELS 
PARAMETER HCS UNITS 
vee 4.50 v 
VIH 4.50 v 
vs 2.25 v 
VT 2.25 v 
WI 0.90 v 
GNO 0 v 
Three-State High Timing Diagram 
THREE·STATE HIGH VOLTAGE LEVELS 
PARAMETER HCS UNITS 
vee 4.50 v 
VIH 4.50 v 
vs 2.25 v 
VT 2.25 v 
WI 3.60 v 
GND 0 v 
HCS573MS 
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CL •ICipF ;r 
RL•ICIIXl 
Three-State High Load Circuit 





Spec Number 518771 
Die Characteristics 
DIE DIMENSIONS: 
101 x 85 rrils 
METAWZATION: 
Type: SiAl 
Metal Thickness: 11 kA ± 1 kA. 
GLASSIVATION: 
Type: Si02 
Thickness: 13kA ± 2.6kA 
WORST CASE CURRENT DENSITY: 
<2.0 x 105Aian2 
BOND PAD SIZE: 
1 OCJ,.Lm X 1 DO,Jm 
4x 4 mils 
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Spec Number 518771 
mHARRJs (ij SEMICONDUCTOR 
August 1995 
Features 
• 3 Micron Radiation Hardened CMOS SOS 
• Total Dose 200K RAD (SI) 
• SEP Effective LET No Upsets: >100 MEV-c:mZ/mg 
• Single Evn Upset (SEU} lnvn~.r~ity < 2 x 10 .. Errors/ 
Bit-Day (Typ) 
• Dose Rate SI.I'VIvablllty: >1 x1o12 RAD (SI)/s 
• Dose Rate Upset >1010 RAD (SI)/s 20ns Pulse 
• Latch-Up Free Under Any Conditions 
• Fano..a (OVer Temperaue Range) 
- Bus Driver Outputs- 15 LSTTL Loads 
• Military Temperature Range: -SS°C to + 12sOC 
• Signif~eart Power Redudion Compared to LSTIL ICs 
• DC OperaUng Voltage Range: 4.5V to 5.5V 
• LSTIL Input Compatlbllty 
- VIL = o.av Max 
- VIH = VCC/2 Nln 
• lr\f:x1 turent levels li ~ ~ at VOL. VOH 
Description 
The Harris HCTS541MS is a Radiation Hardened non· 
inverting octal buffer/line driver, ttTee-state oLtputs. The 
output enable pins (OEN1 and OEN2) control the three-state 
outputs. If either enable Is high the outputs will be In the high 
Impedance state. For data output both enables (OEN1 and 
OEN2) rrust be low. 
The HCTS541MS utilizes advanced CMOS/SOS technology 
to achieve high-speed operation. This device Is a member of 
radation hardened, high-speed, CMOS/SOS Logic Farrily. 
The HCTS54 Is supplied In a 20 lead Ceramic flatpack 
(K suffix) or a SBDIP Package (D suffix). 
Ordering Information 
PART NUMBER TEMPERATURE RANGE 
HCTS541DMSR -55°Cto +1Z50C 
HCTS541KMSR -55°C to + 1 250C 
HCTS541 DISarJllle +250C 
HCTS541 K!Sal11lie +250C 
HCTS541HMSR +250C 
HCTS541MS 
Radiation Hardened Non-Inverting 
Octal Buffer/Line Driver, Three-State 
Pinouts 
20 LEAD CERAMIC DUAL ........ INE 
METAL SEAL PACKAGE (SBDIP) 
MIL-STD-1835 CDIP2-T20 
TOP VIEW 
...---mr; ..., \ICC 
= AO~ 1 'Orz ~ 
A1 13 YO ~ AZ7 Y1 
~ Al"i 1 YZ 
... M~ 1 YJ 
M1 If Y4 





20 LEAD CERAMIC METAL SEAL 
FLATPACK PACKAGE (FLATPACK) 
MIL·S11).1835 CDFP4-F20 
TOP VIEW 
m 1e 20 \ICC 
AO z 11 OE2 
A1 ) 11 YO 
AZ .. 11 Y1 
A) I 11 yz 
A4 I 15 YJ 
AI 1 14 Y4 
M • 13 Yl 
A7 • 12 Yl 
GND 10 11 Y7 
SCREENING LEVEL PACKAGE 
Hanis Class S Equivelent ZO Lead SBOIP 
Harris Class S Equivalent 20 Lead Ceramic Flatpack. 
Sample 20 Lead SBDIP 
Sample 20 Lead Ceranic Flatpad( 
Die Die 
CAUTION: These driWiCes ar; 581151t1V81C MCti'Oslatic discharge. Users SlloUid (olk» proper I. C. Handling Prccadu1'8S. Spec Null"ber 518630 
File Number 3073.1 Copyrighl C HarTis Corporalion 1995 1 
HCTS541MS 
Functional Block Diagram 
m ~~-------------·----~ 
·: .............. :: 
m ·---~---·-·-·-·-·-·-·· m 
0--H ~ 
·: ........... -~ 
-t>- . 
m ~--·--·-···~ 
·: ............... ·: 
m ~--··----··~ 
0--t>-4 t-e 
·: .......... ·: 
m Q>--1>-r··-·----~ 
·: ............. :: 
~-----·--·-~ 





Oft 0£2 An OUTPUTS 
L L H H 
H X X z 
X H X z 
L L L L 
H • High Voltage Level, L. Low Voltage Level. X- lnvnat.erial, Z • High lfl1l&dance 
Spec Nurrber 518630 
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Specifications HCTS541MS 
Absolute Maximum Ratings 
Supply Vohage (VCC) .......................... .0.5 to +7.0V 
I~ Volage Rang&, AI ~ ............. ..0.5V to Vee +O.SV 
DC lnp~.t Cu!T901. Any One~ ........................ :1:10tTIA 
DC Drain CLJTert. Arri One Outpll. ...................... ±25mA 
(All Vobga Raferance to the VSS Terminal) 
Storage T~u.n Range (TSTG) ........... .OSOC to + 1SOOC 
Lead T~u.n ~ 10sac) .................. +265°C 
JI.I1Ctlon T~ (T J) .......................... +175°C 
ESD Classlflca1lon . . . . . . . . . . . . . . . . . . . . • . . . . . . . . . . . Class 1 
Reliability Information 
The nna I RasiSiance B JA B .JC 
SBDIP Packag&.................... 7~ 24°CNJ 
CeRimc Fletpack Pock.ege . . . . . . . . . . . 10JDCIN 2ffCIN 
Maxlnun PackagG Pc1N« ~ at + 1 2SOC Ambiert 
SBDIP Package .................................. 0.69'N 
eeramc Flatpack Package ......................... o.41W 
If davica power 8XC88ds pacl(aga <iss4latlon capablty, provide heal 
sinking or derate lnear1y et the folowlng rate: 
SBDIP Package .......•...................... 13.9mWfC 
Ceramc Flatpack Package ...................... 9.3mWfC 
CAUTION: AI wilh a8 wm~. -.n bf«< under·~ Mlu:imwn Retlng$"/IWU' /» eppli«<IO ~ (omo et e t/IM) ~
 -ldng in perm~ 
diHntlge. This is .a ~ t7Jti1!g only. ExpMtn ro liMOiufe maXimUm mDilg CDIIdilloM for eJtt811ded periOds mey tl/fet.1 t.fe4ICc8
 flllitjbillty. The CDIIdilloM listtltl 
Undflr "EJ«mca/ P«formSf'IC$ ChsraaetisticS" a11111le only condiOan$ ra:orntnlilfiiJfN! for S8fiS!actoty OIWice ~
Operating Conditions 
Supply Vohage (VCC) ........................ +4.5VUH5.5V lnpu; Low Voltage (Vll.) ......................... O.OVto O.BV 
Operating T~u.n Range (T..J ............• ssoc to +125°C lnpt.t Hlgl \klltaga (VI H) ••••.••..••.••••••..••• vccn. to vee 
l,..x.t Rise and Fall Tines at 4.SV vee (TR. TF) ....... SOOns Max 
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS 
GROUP UMITS 
(NOTE 1) A SUB-
PARAMETER SYMBOL CONDITIONS GROUPS TEMPERATURE MIN MAX UNITS
 
Quiescart Current ICC vee. s.sv. 
, +250C . 40 IIA 
VIN • vee or GND 
2. 3 + 1 zsoc. -55°C 750 IIA 
Outpl.t CI.ITert IOL vee • 4.5V, VIH • 4.5V, 
, 
.,.zsoc 7.2 . 
""' (Sink) VOUT • 0.4V, VIL • OV 
2, 3 +125"C, -55°C 6.0 rnA 
Outp~.tCuTar« IOH vee • 4.5V, VIH • 4.5V, 
, +250C -7.2 . mA 
(Soul:e) VOUT • Vee· 0.4V, 
VIL • OV 2,3 +1250C. -55°C -6.0 - rnA 
Outplt Volt.aga Low VOL VCe • 4.5V, VIH • 2.25V, 1. 2. 3 +250C, +125°C, -ssoe 
. 0.1 v 
IOL • SOJ.LA, VIL • 0.8V 
Vee • 5.5V, VIH • 2.75V, 1, 2. 3 +250C,+125°C, -550C 0.1 v 
IOL• SO )lA VIL • 0.8V 
OUtplt Voltage Hi{tl VOH VCe • 4.5V, VIH • 2.25V, 1, 2. 3 +250C, +125°C, -ssoe vee . v 
IOH • -SOJIA, VIL • 0.8V .().1 
vee • 5.5V, VIH • 2.75V, 1, 2, 3 +25°C, +125°C, -ssoc vee . v 
IOH • ·SilJLA. Vll • O.BV .0.1 
I~Leak.ege liN vee - s.sv. VIN - vee or 
, +ZS0e ±0.5 IIA 
Current GND 
2, 3 +125"C, -55°C ±5.0 IIA 
lhrae·State Ollput IOZ Applied Voltage • ov or 
, +250C :1:1 J.LA 
Leak.ege C1.1Tar« vee. vee. s.sv 
2. 3 + 1250C. -55°C :!:50 IIA 
Noise lmiTU'lity FN Vee • 4.5V, VIH • 2.2SV, 7,BA,8B +2S
0 e, •125°e, -SSOC . . 
Ft.mtional Test VIL • O.BV (Note 2) 
NOTES: 
1. All voltages rafaranoad to device GND. 
2. For functional tests, VO <!: 4.0V is racognizad as a logic.,., and VO so.sv is recognized as a logic "0". 
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SpecifiCIJtions HCTS541MS 
TABLE Z. AC ELECTRICAL PERFORMANCE CHARACTERISTICS 
GROUP UMITS 
(NOTES 1. Z) A SUB-
PARAMETER SYMBOL CONDITIONS GROUPS TEMP£RA11JR£ MIN MAX UNITS 
Deta to OutpLt TPHL. vee. ot.sv 9 ... 2soc 2 20 ns 
TPLH 
vee. ot.sv 10.11 +1250C, -55°C 2 22 ns 
Enable to Ol.tpt;a TPZL vee. ot.sv 9 +250C 2 23 ns 
10, 11 + 1250C, -55°e 2 26 ns 
TPZH VCC•4.SV 9 •2SOC 2 20 ns 
10,11 +1Z50C, -55°C 2 21 ns 
Disable to Outpi.l TPLZ vee. ot.sv 9 +2SOC 2 22 ns 
10. 11 +1250C, -55°C 2 23 ns 
TPHZ VCC·4.5V 9 +2SOC 2 21 ns 
10, ,, •1250C, -55°C 2 22 ns 
NOTES: 
1. All voltages referenced to device GN D. 
Z. AC measu-ememassr..me RL • 500.Q. CL • 50pF, ln~TR • TF • 3ns. VIL • GND. VIH • 3V. 
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS 
UMITS 
PARAMETER SYMBOL CONDmONS NOTES TEMP£RA11JR£ MIN MAX UNITS 
capacitance Power CPO vee. s.ov. t. 1M Hz 1 +2SOC 38 pF 
Disalpallon 
1 +1250C, ·55°e 60 pF 
lnp.t Capacitance CIN vee. s.ov, f. 1MHz 1 ... 2soc 0 10 pF 
1 +12s<'C 10 pF 
Outpli Transition TIHL. vee •4.5V 1 +250C 12 ns 
Tlrre TTLH 
1 + 12soc. -55°C 18 ns 
NOTE: 
1. The pararnatsrs lst8d in Table 3 are controled via design or process paramaters. Min and Max Limils are guaranteed w not directly 
tasted. These paremeters are characterized upon initial design release end L4XJn design chllnge5 which affect the:~e chan!Cieristics. 
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SpecifiCBtions HCTS541MS 
TABLE •- DC POST RAOIAnON ELECTRICAL PERFORMANCE CHARACTERISTICS 
200KRAD 
UMITS 
(NOTES 1, 2) 
PARAMETER SYMBOL CONDinONS TEMPERATURE MIN MAX UNITS 
Quiasc&rl CUIT9Ilt ICC vee- s.sv. VlN • vee or GND +250C 0.75 1M 
OutptJ: Clmn (Sink) IOL vee • 4.5V, VIN • vee or GND, +250C 6.0 . mA 
VOUT•0.4V 
0utptJ:Cllrer1: IOH vee. 4.sv. VIN- vee or GND. +250C -6.0 . 1M 
(Sot.n:e) VOUT • vee ..().4V 
Olipl.t Votaga Low VOL vee • 4 .SV or 5.5V, VlH • VCC/2, +250C . 0.1 v 
'v1L • O.BV. IOL • 50J1A 
Olipl.t Votaga Higl VOH vee • 4 .sv or s.sv. VlH • vccn.. +250C vee . v 
'v1L • O.BV. IOH • ·SOJIA ..(). 1 
lnpt.~: Leak8Qe e~rren: liN vee • S.SV, VIN • vee or GND +Z50C :t5 p.A 
Tina-Stare Dl..cput IOZ Applied Voltage • ov or vee. vee • s.sv +250C ±50 p.A 
L.aalulge e~ 
Noisehlrruity FN vee • 4.5V, VIH • 2.25V, +Z50C -
FlllCIIonal Test VIL· o.av. (Nota 3) 
Deta to OUtpli TPHL., vee. 4.sv +2SOC 2 22 ns 
TPLH 
Enable to Ol.lpl.l TPZL vee- 4.sv +250C 2 26 ns 
TPZH vee- 4.sv +Z50C 2 21 ns 
Disable to Outpl.( TPLZ vee- 4.sv +250C 2 23 ns 
TPHZ VeC•4.5V +250C 2 22 ns 
NOTES: 
1. All vohoges referenced to devk:e GND. 
2. AC meaSlJ"91Tl911S asstme RL • soon CL • SOp F. lnj)ll TR • TF • 3nS. Vll • GND. VlH • 3V. 
3. For functlonal18sts VO ;a: 4.0V Is recognized es a Iogie '1', and VO :S O.SV Is recognized as a logic '0'. 
TABLE 5. BURN-IN AND OPERAnNG UFE TEST, DELTA PARAMETERS (+2S0C) 
GROUP B 
PARAMETER SUBGROUP DELTA UMIT 
ICC 5 12)1A 
IOLJIOH 5 -15% ofO HOIS 
IOZLJIOZH 5 ±200nA 
Spec Number 518630 
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Specifications HCTS541MS 
TABLE I. APPLICABLE SUBGROUPS 
CONFORMANCE GROUPS METHOD GROUP A SUBGROUPS READ AND RECORD 
Initial Test (Prebum-ln) 101J%/5004 1. 7. 9 ICC, IOLIH. IOZLIH 
h1arlm Test I (Postbi.Jn.ln) 1 ()()'){,/50()4 1, 7, 9 ICC, IOlJH, IOZUH 
lrurim Test D (Postbl.ITI-In) 100%/5004 1, 7, 9 ICC, IOL/H, IOZLIH 
POA 101J%/5004 1, 7. 9, Deltas 
lraerim Test m (Poslblm-il) 100%/5004 1. 7, 9 
POA 100%/5004 1, 7,9,Deltas 
Final Test 100%/5004 2, 3, IIA. 8B, 10, 11 
Group A (Not& 1) San1llal5005 1. 2. 3, 7. BA. 88, 9. 10,11 
GroupS Subg1"014> B-S Salr4llal5005 1,2,3, 7,8A,8B,9,10,11, [kNUis Subgroups 1, 2, 3, 9, 10, 11 
Sutqoup B-6 ~5005 1, 7, 9 
GroupO Sampla/5005 1, 7, 9 
NOTE: 1. All8mated Group A Inspection In accordance wkh Method 5005 d MIL·STD-883 ITII!Iy be exercised. 
TABLE 7. TOTAL DOSE IRRADIATION 
TEST READ AND RECORD 
CONFORMANCE 
GROUPS METHOD PRE RAD POST RAD PRE RAD POSTRAD 
GroupE Subg"ol412 5005 1. 7.9 Table 4 1. 9 Table 4 (Note 1) 
NOTE: 1. Except FN t&St which wll be performed 100% Go/No-Go. 
TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS 
OSCILLATOR 
OPEN GROUND 112VCC• 3V±D.SV VCC • IV t D.SV 50kHz I 25kHz 
STATIC BURN-IN I TEST CONNECTIONS (Noce 1) 
11. 18 1. 10, 19 20 I 
STATIC BURN-IN II TEST CONNECTIONS (Note 1) 
11.18 10 . 1. 9, 19, 20 . I . 
DYNAMIC BURN-IN TEST CONNECTIONS (Note 2) 
- 10 11- 18 20 1. 19 I 2·9 
NOTES: 
1. Each pin except VCC and GND wll have a resistor of 10kn ± 5% for !!tatic tun-in 
2. Each pin except vee and GND wll have a ras1stor or 6800 t 5% ror dynamic bum-In 
TABLE 9. IRRADIATION TEST CONNECTIONS 
OPEN GROUND VCC • SV±O.SV 
,, - 18 10 , -9, 19,20 
NOTE: Each pin excapt VCC and GND wil have a resistor of 471<0 ± 5% for irradiation testing. 
Group E. SliJgroup 2. sample siza Is 4 dic&lwafar 0 failurBs. 
Spec Number 518630 
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HCTS541MS 
Harris Space Level Product Flow- 'MS' 
Wafet Lot Acceptalce (All Lots) Method 5007 
(Includes SEM) 
GM1MA Radiation Verification (Each Wafer) Method 1019, 
4 Sampi&SIWafer, 0 Rejects 
100% Nondestructive Bond Pull, Method 2023 
Sample- Wire Bond Pull Monitor, Method 2011 
Sample - Die Shear Monitor, Method 2019 or 2027 
100% Internal Visual Inspection, Method 2010, Condijon A 
100% Te~ture Cycle, Method 1010, Condition C, 
10 Cycles 
100% Constant Acceleration, Method 2001, Concition per 
Method 5004 
100% PIND, Method 2020, Condition A 
100% External VISual 
100% Serializa~on 
100% Initial Electrical Test (TO) 
100% Static Bum-In 1, Condition A or B, 24 hrs. min., 
+1250C rrin., Method 1015 
NOTES: 
100% Interim Electrical Test 1 (T1) 
100% Delta Calculation (TO-T1) 
100% Static Btrn-ln 2, Condition A or B, 24 ITs. min., 
+125°C min., Method 1015 
100% Interim Electrical Test 2 (T2) 
100% Delta Calculation (TO-T2) 
100% PDA 1, Method 5004 (Notes 1and 2) 
100% Dynamic Bum-In, Condition D, 2-40 hrs., +125°C or 
Equivalert, Method 1015 
100% Interim Electrical Test 3 (T3) 
100% Delta Calculation (TO-T3) 
100% PDA 2, Method 5004 {Note 2) 
100% Final Electrical Test 
100% Fine/Gross Leak. Method 1014 
100% Radographlc, Method 2012 (Note 3) 
100% External VIsual, Method 2009 
Sample - Group A, Method 5005 (Note 4) 
100% Data Package Generation (Note 5) 
1. Failu-es from lnteml eiGc1rlcal tast 1 and 2 are combi'lGd for dGUirmini'lg PDA 1. 
z. Falknsfrom Sli:lgroup 1. 7. 9 and dehasare used forealeula11ng POA. The maximm aloweble PDA • 5%wllh no more lhan 3%oflhe 
faiLr&s from su~ 7. 
3. Radiog8phlc (X-Ray) i'lspectlon may be perl'ormed at any point after serillizetion es elowed by Melhod 5004. 
4. AJtemam G~ A I9Sii'lg may be perfOI'ITIGd as alowed by MIL-STD-883, Melhxl 5005. 
5. Data Package CorW1nts: 
• C<Nar Sheet (Hants NaiTII and/or Logo, P.O. Nlmber, CusiDmar Part Nl.l'ltler; Lot Date Coda, Harris Part Nl.l'ltler; l<i Nlmber, Qua.ntly). 
• Wt!ler Lot Accaptance Report (Melhod 5007). Includes reproduclions of SEM photos with perart or step CCM!rBgll. 
• GAMMA Radiation Report. Cortalns C<Nar page, d~ Rad Dose. Lot Nlmber, Tast Package U9ed, Specl'ICSIIon ~ Te!l 
eqLipmert. elc. Ra&tlon Read and RecOid data on fie at Hems. 
• X-Ray raport and tim. Includes paneii'OI'I18W l116aSl.nllnents. 
• Screening. Electttcal, and Group A allriblus (ScrHnilg alll'llLJBS begWl sllsr package seal). 
• I.Dt Serial Nurrber Sheet {Good ids serial runber and lot runber). 
• variables Da1a (AI Delta operations). Data Is ldei'Riflad by sariall"llmbar. Dafa header ilcludes lot runber and dale rA t.ast 
• The Certricate of Cortort'l'lal'lCe Is a part of the shippi'lg Invoice and Is not pert of lhe Data Book. The Cenl'ICilte of Corfonnence Is sig1ed 
by an allhorizad Qualty RepreseraatiVG. 
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HCTS541MS 
AC Timing Diagrams 
m---
VL---
: ------------ -------~-- OOTPUT -~ ---------
: uu 0 •• TT\H:Y-OOJP:~:Lu 
AC VOLTAGE LEVELS 
PARAMETER HCTS UNITS 
vee -4.50 v 
VIH 3.00 v 
vs 1.30 v 
VIL 0 v 
vss 0 v 




--- -------------- -~: oumsr -~--- ----
lHREE·STATE LOW VOLTAGE LEVELS 
PARAMETER HCTS UNITS 
vee -4.50 v 
VIH 3.00 v 
vs 1.30 v 
VT 1.30 v 
vw 0.90 v 
GND 0 v 
B 
AC Load Circuit 





Three-State Low Load Circuit 
RL 
DUT TEST POINT 
J" Cl.. ·IGpF RL•IOOO 
Spec Nurrber 518630 
Three-State High Timing Diagrams 
Vlf 
vs) INPUT ) 
VL 
HCTS541MS 
Three-State High Load Circuit 
OUT ~r--~r--- TEST POINT 
VOH 
- wmf f 
voz 




ntREE-STATE HIGH VOLTAGE LEVELS 
PARAMETER HCTS UNITS 
vee -4.50 v 
VIH 3.00 v 
vs 1.30 v 
VT 1.30 v 
vw 3.60 v 
GND 0 v 





101 x 85 mils 
METAWZATION: 
Type: SiAl 
Metal Thickness: 11kA ± 1kA 
GL.ASSIVATION: 
Type: Si02 
Thickness: 1 3kA. ± 2.6kA 
WORST CASE CURRENT DENSITY: 
<2.0 x 105Aicm2 
BOND PAD SIZE: 
100j.Lm X 1 OOjJ.m 
• mils x 4 mils 
Metallization Mask Layout 
HCTSS4111S 
0 I~ ~ IQ < g .. s e .!;. 




NOTE: The cle diagrem is a generic plot from a similar HCS device. It is Intended to indicate approximate die size and bond pad location 
The mask series for the HCTS541 Is TA14456A. 
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mHARRJs CIJ SEMICONDUCTOR HS-82C85RH 
August 1995 
Radiation Hardened 
CMOS Static Clock Controller/Generator 
Features Pinouts 
• Radiation Hardened U LEAD CERAMIC DUAL-Itii-LINE 
• Total Dose > 1ol RAD (Si) METAL SEAL PACKAGE (SBDIP) 
• Transiert Upset> 1d' RAD (Si)/s MIL-STD-1835 CDIP2-TZC 
- Latch Up Free EPI-CMOS 
TOP VIEW 
• Very Low Power Consumption ~-- VDD CSYNC 1 
• Pin Compatible with NMOS 8285 and Harris 82C85 PCLK ~ X1 
• Generates System CJocks for Microprocessors and Peripherals ~ mfir'i xz 
• Complete Cortrol OVer System Clock Operation for Very Low = RDY17 Amilf 
System Power READY~ 
- Stop-Oscillator ~ 
EFI 
• Stop-Clock RDYZ 7 9 Fie ~ 
• Low Frequency (Sio) Mode AEN2~ 8 osc ~ 
• Full Speed Operation CLJ(7 7 RES 
• DC to 15MHz Operation (DC to 5MHz System Clock) ~ Gll>'i 8 RESET 
. Generates Both 50% and 33% Duty Cycle Clocks (Syndvonized) = CLKIO~ 5 SZISTOP 
• Uses Either Parallel Mode Crystal Clrcul or External Frequency === ~51 
Source 
5TART 5: 
• Hardened Field, Self-Aligned, J~.netlon Isolated CMOS Process SLOIF
 ST ffi sso 
• Single SV Supply 
• Military Temperature Range -55°C to + 12SOC 
Description ZC LEAD CERAMIC METAL SEAL 
The Harris HS-82C85RH Is a high performance, radiation hardened FLATPACK PACKAGE (FLATPACK) 
CMOS Clock Controller/Gener<tor deslgled to s~ systems lilllzlng MIL-STD-1835 COFP'-FZ• 
raciation hardened static CMOS microprocessors such as the TOP VIEW 
HS-80C86RH. The HS-82C85RH cortains a crystal controlled oscillator, CSY~~ 1e 24 F:l=lVDD 
reset pulse conditioning, halt/restart logic, and divide-by-256 circuitry. PCLKc:: z Z'l ~~X1 
These features provide the means to stop the system clock, stop the clock mfic:::: , Z2 F:::::J)CZ 
oscillator, or run the system at a low frequency (CLK/256), enhancing RDY1C: 4 11 ~~~ 
cortrol of static system power dissipation and alloY.IIng system shiJ:-down READYC: I zo ~~EFI 
during periods of external stress. RDYZC: • 11 ~~F~ 
Stale CMOS circuit design Insures low operating power and permits AEN2C: 1 11 ~~osc 
operation with an e.xlemal frequency source from DC to 15MHz. Crystal a.xc: • 11 ~=m 
cortrolled operation to 1 5MHz is guaranteed with the use of a parallel, GNDC:: • 11 F:::IRESET 
fundamertal mode crystal and two small load capacitors. Outputs are a.xsoc:: 10 11 ~::I~ 
guaranteed compatible wkh both CMOS and TIL specifrcations. The STARTC: 11 14 ::_~51 
Harris hardened field CMOS process results In performance equal to or ~.nn::::t: 1Z 13 :::l=lSO 
greater than existing raclatlon resistant products at a fraction of the power. 
Ordering Information 
PART NUMBER TEMPERAllJRE RANGE PACKAGE 
HS1-82C8SRH-Q -55 OC to +125°C 24 Leed SBDIP 
HS1-82C85RH-8 -550Cto +125°C 24 Lead SBDIP 
HS 1-82C85RH/Sample +250C 24 Laad SBDIP 
HS9-82C85RH!Proto -55°Cto +1Z5°C 2 4 Leed Certllnic F latp&Ck 
HS9-82C85RH-Q -550Cto +125°C 2• Lead Ceramic Flatpack 
HS9-82C85RH-8 -ssoc to +125°C 24 Lead Ceramic Flatpack 
HS9-82C85RH/Sample +250C 24 Laad Ceramic Flatpack 
CAUTION: These deYIC8S are sensiti\18 to ekldrostatlc diScharge. usars ShoUld fOllOW proper r.c. Handling Proc:adLires. Spec Number 518061 




PIN NUMBER TYPE DESCRIPTION 
X1 23 I CRYSTAL CONNECTIONS: X1 and X2 are th9 crystal osduator connections. The crystal 
X2 22 0 frequency I1UII: be lhree tines 1he maximm desi'ed processor clock frequency. X1 Is th9 
oscllatar ci'cult I~ and X2 Is th9 OLCpUt d 1he osdlator clrcLit. 
EFI 20 I EXTERNAL FREQUENCY IN: When F/C Is HIGH. CLK Is generated from 1he EFI111U signal. 
This inpll siglal shoUd be a squara wave wkh a frequency d lhraa tines th9 maxlnun desirad 
Cl.K OLCpUt fraquancy. 
F/C 19 I FREQUENCYICRYSTAL SELECJ:: F/C seleas either 1he crystal oscll<m' or the EFIIni)IJ: as 1he 
main frequency source. ~ F JC Is LOW, !he HS-82C85RH clocks ara ~ from !he crystal 
oscllator clrcul. When F/C Is HIGH, CLK Is gen&n~led from the E Fllf1X.L F/C camot be dyna~ 
lcaly swichad duri'lg nonnal operation 
START 11 I A low-to-tigh lr'lll15tlon oo START wll I'1ISialt the CLK. CLKSO and PCU< aupus after the 
appropriate restart S&qU9IlC8 Is CO/ll)letad. 
When i'l the crystal mode ~iC LOW) ~ 1he osciletor stopped, the osclla1Dr wll be restaned 
when a Start COITITland Is racelved. The CLK. CLK50 and PCLK OLIPl!S wil start attarth9 oscll-
Iaior inpll slg'lal (X 1) reaches the Scl'mk1 trigger inpll threshold and an 8K lramal COU't8l' 
raachas tsrmlnal courl. If Fie Is HIGH (EFI mode), CLK, CLK50 and PCLK wtl restart within 3 EFI 
cycles aner START Is racogrizad. 
The HS-B2CSSRH wll restart In the same mode (SLOIFST) In wtich It stopped. A hlgllllvel on 
START disables 1he STOP mode. 
so 13 I S21STOP, S1, SO ... used to slop the HS-82CBSRH clock ollpUS (CLK, CLK50, PCLK) and are 
S1 14 I saf11)IGd byth9 r1slngGdgeciCLK. CLK. CLK50and PCLKam stopped byS2/STOP,S1. SO being 
SZISTOP 15 I i'l th9 LHH SUI1B on the low-to-high transldon d CLK. Ttls LHH state rnJSt follow a passive HHH 
state ocaming on th9 pravlous low-u>-hl{tl CLK tranSitlon. CLK and CLK50 stOp i'llha high state. 
PCLK SlOpS nit's CLI1'8I"l stata (high or low). 
When i'llha CI)'SUII mode ~~) low and a STOP COITITland is Issued, 1ha HS..B2C85RH oscllator 
wll Slop along with the CL..K, CLKSO and PCLK Olipt.IIS. When in lha EFI mode, oriy the Cl..K, 
Cl.K50 and PCLK OlJpUtS wll be halted. The oscllator clrcLit If operallonal. wll c:onli'lue to l'll'l. 
The oscillator and/or clock Is rastartad by the START inpl.l signal g;ling true (HIGH) or 1he reset 
inpll (RES) going low. 
SLOIFST 12 I SLOi'FST Is a lav91-1riggered lnl)ll. When HIGH. the CLK and CLK50 OLIPl!S 1\.1'1 atth9 maxim.Jm 
frequency (crystal or EFI fraquancy divided by 3). When LOW, CLK and CLKSO frequencies are 
eqUIII ID the aysal or EFI frequency divided by 768. SLOIFST mode chenglls ... lrUmllllly 
synchrorizad to elmi'lata glitches Cl1 lha Cl.K and CLK50. START and STOP conrol d the 
oscllator or EFlls ava~ble i'l either lhe SLOW or FAST frequency modes. 
The SLOi'FST ~LIIl1Jst be held LOW for at least 195 OSC/EFI clock cycles before k wll be 
re<:O!Jllzed. This elrrinates unwanled frequency changes whk:tl co~ be caused by giU:hes or 
noise 1ranSiarts. The SLOIFST i'1pta rrust be held HIGH for at least 6 OSCIEFI clock ptJses 1D 
guarartee a lransllon to FAST mode opar~lon. 
CLK B 0 PROCESSOR CLOCK: CLK is the clock outpll used by 1ha HS..BOC86RH processor and other 
peripheral devices. When SLOIFSTis high, CLK has an OlJplt fraquancy wtich Is equal to 1he 
aySIIA orEFIInp!.Afr&qLMll'lCY divided by three. Ytlhen SLOIFST Is low, CLK has an Wpl.ll'requan-
cy which Is equal to the crystal or EFI i'lput frequency divide by 768. CLK has a 33% di.IY cyde. 
CLKSO 10 0 50% DUTY CYCLE CLOCK: CLKSO is an auxiiary c:1ock wllh a 5091. dl.ly cycle and Is synchro-
nlzed to the fallng edge of CLK. When SLOIFST Is high. CLK50 has an outpLI fmquency which 
Is equai1D the crystal or EFII11U frequency divided by 3. When SLOfFST is low, CLK50 h8s en 
oupt.t frequency e<p~lto the crystal or EFlinput flaquancy divided by 768. 
PCLK 2 0 PERIPHERAL CLOCK: PCLK Is a peripheral clocksiglal whose outpll frequency isequai1D the 
ay.uJ or EFI inpll ~ividad by six and has a 50% duty cycle. PCLK frequency Is 
IJ'laft'act.ad by lha stata dlha SLOfFST inplL 
esc 18 0 OSCILLATOR OUTPUT: OSC is 1ha 0U1p1.A of 1ha irr.emal oscillator clrcLitly. ll:s frequency is 
equal to that of the ~ oscllator circlil OSC Is unalf&ctad by the state d 1ha SLOIFST inplL 
When the HS-82CB5RH is in 1ha ~mode (Fie LOW) and a STOP COITITland Is Issued, the 
OSC oulpl.l will Slop In the HIGH state. When the HS-82C85RH Is In the EFI mode (F/C HIGH), 
the oscllator Of operatlontll) wtl continue to l'll'l when a STOP command Is issued and esc 
remal ns active. 
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HS-B2CB5RH 
Pin Description (Continued) 
PIN 
PIN NUMBER TYPE DESCRIPTION 
RES 17 I 
RESET 16 0 
CSYNC , I 
AEN1 3 I 
AEN2 7 I 
RDY1 4 I 
RDY2 6 I 
ASYNC 21 I 
READY 5 0 
GNO 9 I 






































RESET IN: RES Is an active LOW slglal wtich Is US8d \0 generat.a RESET. Tha HS-82C85RH 
provides a Schn1tt 1rigger _!pit so that an RC COioteetlon can be used to estabbh the power~ 
mset of proper dtnion. RES SW'IS crystal oscllator operation 
RESET: RESET Is an ac:Uve HIGH siglal which Is used to l'8$8t the HS-80C86RH processor. Its 
liring charactarlstlcs are d919rmlood by RES. RESET Is guaral't9Gd to be HIGH for a mllliTilm 
of 16 CLK pUs&s after the rlsilg edge of RES. 
CLOCK SYNCHRONIZATION: CSYNC Is an actiYe HIGH siglal which alows ITIJidpiG HS-
82C85RHs to be syndYonlzed to provide nUtlple In-phase clock signals. When CSVNC Is HIGH, 
the lrUmal cotriiBrs ant 11138land fora~ Cl.K, CLKSO and PCLK lrm a HIGH state. When CSYNC 
Is LOW, the lrtemal COISI181s are allowed to COLrt and the CLK,CLKSO and PCLK oUp1Js ara 
actlw. CSYNC nut be externally synctyonlzed to EFI. 
ADDRESS ENABLE: AEN Is an adlva LOW siglal. AEN sarvas to qualfy ls raspactlva Bus 
Ready Siglal (RDY1 or RDY2). AEN1 valdaces RDY1 whle AEN2 valdaces RDY2. Two AEN 
signal ilAA5 are usetulln system corllgur«<<ons wtich pemit the processor to access two Mlti-
Master sr--m Bu!las. 
BUS READY: (Transfer Cof11)1ete). ROY Is an aalve HIGH signal which Is an i'ldlcatlon !tom a 
device loca1Ad on th9 system data bus that data has bean recalved, Of' Is avalabla. RDY1 Is 
quallled by AENi while RDY2 Is qualfled by AEN2. 
READY SYNCHRONIZATION SELECT: ASYNC Is an lf1XJ1 which defines th9 synctYoniz.ation 
mode oftha READY logic. Whan~ls LOW, two stages of READY synchrcriz.ation are pm-
vidad. When ASYNC Is left open Of' HIGH a single stage of READY synd'ronlzation Is provided. 
READY: READY Is an 8dlve HIGH signal which Is used to Wonn the HS-80C86RH that It may 
conck.Jja a pandi'Yal data transfer. 
GroLnd 


















-EXTERNAL ~ osc FREQUENCY 
(1" CLK.50 
SELECT 













I (24)VDD (I)GND 
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Specific11tions HS-B2CB5RH 
Absolute Maximum Ratings 
Supply Voltage .....•.•......................•...•.. +6.5V 
I~ OlJplJ. or 1.10 ~ ..•.....•..•. VSS.O.JV ID VDD+O.JV 
Storage T~ Range ................. -650C to + 150°C 
JliiCtlon lGf11)el"atll"e ••..•.....•...•.•.••.....•..•• + 175°C 
Lead T8f11*81Ln (Solclemg 1 OS) .................... +30r:I'C 
Typical Daralilg Factor .......... 5.33mAIMHz lncraase In IDOOP 
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . • . . . . . Class 1 
Reliability Information 
Thennal Resistance a..,. Bx: 
SBDtP Package.................... 5~ 1'l'CNJ 
Ceramic Fl8tpack Pacl0ge . . . . . . . . . . . 7r:I'CNI 1r:fCNJ 
Maxlnun Package Power~ at +1250C Amblelt 
SBDIP Package ...•....•...............•.•....•.. 0.96W 
Ceramic Fla£pack Package ......................... 0.71W 
If davlca po.war axcaeds package ~tlon capablty, provide haa1 
sinking or derate I nearly at the to lowing rate: 
SBDIP Package ............................... 19.2mW/C 
Ceramic Fla£pack Package ...................... 14.3mW/C 
CAUTION: ~ eboW !tloM n:.d in ·~ Mu/mum Refirlg$• rrMy- p«mtiMIIf dttll!ttg•IO ln.~ Tm 1$ tt Jftn ~ retJng and Cf»ffiiiin 
o/lhe tii1IIII:S ttr tt»M 01 any athBr CDIIOifioM ttbo\111 rt10S8 lntJictt«<d Ill IN opsradonttl-=tiCM of 1111$ JijAiiCJiblltoi IJ n« lmplia1. 
Operating Conditions 
Operating \mltage Range .............•....... +4 .SV IIH-S.SV lnpl.t Low Voltage ••••••........••...••••..••••• OV to ..O.BV 
Operating l8f11*8t1.19 Range ................ -550C to + 125°C lnPll Hi!j"l Voltage ....•....•............•...... 3.5V to VDD 




PARAMETER SYMBOL CONDillONS SUBGROUP TEMPERATURE MIN MAX UMTS 
CLK or ClKSO Olapl.a VOH VDD • 4.5V. 10 • -S.OrM. 1, 2. 3 -55°C. +2SOC. VDD v 
Hi!j"l Voltage VIN • OV or 4.5V +1250C .{).4 
OUtp~ Hgh Volllge VOH VDD • 4.5V, 10 • ·2.5mA, 1, 2, 3 ·55°C, +2SOC, VDD v 
VIN • OV or 4.5V +1250C .{).4 
0Utpl.l Low Voltage VOL VDD • 4.5V. 10 • 5.omA. 1. 2. 3 -55°C. +25°C, 0.4 v 
VIN • OV or 4.5V +1250C 
lnl)ll Leakage CLI"- llloriiH VDD • 5.5V. VIN • OV or 1, 2. 3 -55°C, +250C, -1.0 1.0 liA 
rent 5.5V,IJ1)1.aPinsexcept 11 to +1250C 
15, 21, 23 
Bus Hold Hlgl leek· IBHH VDD • 4.5V, S.SV, VIN • 1, 2, 3 ·55°C, +2SOC, ·200 ·20 liA 
age CIITEIIt (Nola 1) 3.0V, Pins: 1 1 1D 15. 21 +1250C 
SUlndby Power Sup- IDDSB VDD • S.SV, VIN • GND or 1, 2, 3 ·55°C, +2SOC, . 100 IIA 
~CuTart VDD.IO•OmA +1250C 
OpercO'g Power IDDOP VDD • 5.5V. VIN • GND or 1, 2. 3 -55°C, +250C, 80 rnA 
~ply Cl.mlrl VDD. 10 • OmA, Crystal +1250C 
Frequency • 15MHz 
F~ITests FT VDD • 4.5V and 5.5V. 7, 8A. BB -55°C. +2SOC. - -
VIN •GNDorVDD. f• 1MHz +1250C 
Noise lrnma.nity FN VDD• S.SV, 7,8A,BB ·SS°C, +250C, . . 
F I.IICiional Test VIN • GND orJ.SV and +1250C 
VDD•4.5V, 
VIN • O.BV or VDD 
NOTE: 
1. IBHH should be maaSlllld altar raising VIN 1D VDD and then lowerirY:liD J.OV 
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Specific6tions HS-82C85RH 
TABLE Z. AC ELECTRICAL PERFORMANCE CHARACTERISTICS VDD • 4.5V, TA • ·55°Cto +12SOC 
GROUP A 
LMTS 
PARAMETER SYMBOL CONDITIONS SUBGROUP TEMPERATURE MIN MAX UNITS 
TIMING REQUIREMENTS 
External Frequency Hgh TEHEL 909(, • 90% 9, 10, ,, -550C, +250C, +12SOC 25 . ns 
Tlma VIN 
External Frequency Low TELEH 10%· 10% 9, 10, ,, ~50C,+250C, +12SOC 25 . ns 
Tlma VIN 
EFI (K Crystal Period TELEL 9, 10. 11 -550C,+25~.+12~ 65 ns 
External Frequency rlput TEFIDC 9, 10, ,, -550C. +Z5°C, +1Zs0C 45 55 % 
OIJyCyde 
Crystal Frequency FX 9, 10. ,, -ssoc. +Z5°C. +12sOC 2.4 15 MHz 
RDY1, RDY2 Active Se1J.41 TR1VCL ASYNC • 9, 10, 11 -55~.+250C,+12~ 55 . ns 
10CLK Hl!tl 
RDY1. RDY2 Active Se1J.41 TR1VCH ASYNC • Low 9, 10, 11 -S50C,+250C,+1250C 55 ns 
10CLK 
RDY1, RDY2 lnattlve Sei.L4J TR1VCL 9, 10, 11 -550C,+250C,+12~ 55 . ns 
10CLK 
RDY1, RDY2 Hokl to CLK TCLR1X 9, 10, 11 -55~.+250C, +1250C 0 . ns 
ASYNC ~to CLK TAYVCL 9, 10, ,, -550C,+250C. +12SOC 84 . ns 
ASYNC Hold 10 CLK TCLAYX 9, 10. ,, -ssoc. +25°C, +1250C 0 ns 
AEN1. AEN2 ~to TA1VR1V 9. 10.11 -550C. +250C. + 1250C 25 ns 
ROY1, RDY2 
AEN1. AE N2 Hold to CLK TClA1X 9, 10, 11 -550C,+Z50C, +1250C 0 . ns 
CSYNC Seti4> to EFI TYHEH 9, 10, 11 -ssoc ... zsoc ... 12SOC 17 . ns 
CSYNC Hold 10 EFI TEHYL 9, 10, ,, -550C,+250C, +12SOC 17 . ns 
CSYNC PIJse Width TYHYL 9. 10. 11 -550C. +25°C, +1250C 2TELEL - ns 
RES Setup 10 CLK TI1HCL Not.e3 9, 10, 11 -ssoc. +25°C, .. 12SOC 105 . ns 
SO, 51, S21STOP Setup 10 TSVCH 9, 10,11 -550C, +250C, +1250C 55 . ns 
CLK 
SO, S1, SZISTOP Hold 10 TCHSX 9,10,11 -550C,+250C, +1250C 55 . ns 
CLK 
RES. START Se~ to CLK TRSVCH No183 9, 10, ,, -550C,+250C. +1250C 105 ns 
RES (Low) or START (Hgh) TSHSL 9, 10. 11 -550C.+25~. +1250C 213 TCLCL - ns 
PUs& Width 
SLOIFST Seq, to PCLK TSFPC Not&3 9, 10. 11 -550C,+25~. +1250C TEHEL+170 ns 
TIMING RESPONSES 
CLK/CLKSO Cycle Period TCLCL 9, 10, 11 -ss~ ... zsoc. +1250C 200 ns 
CLK HIGH Trne TCHCL 9, 10, ,, -55~.+250C, +1250C (113TCLCL) ns 
+3 
CLK LOW TCLCH 9, 10, ,, -ss0C,+250C, +125°C (213TCLCL) ns 
-15 
CLKSO HIGH lima TSCHCL 9, 10, 11 ·550C, +25°C, +125°C (112 TCLCL) . ns 
-7.5 
CU<SO LOW nne TSCLCH 9, 10. 11 -55 "C. +25°C. + 1 25°C (112 TCLCL) ns 
-7.5 
PCLK HIGH Time TPHPL 9. 10. 11 -55 "C. +25°C, + 1250C TCLCL-20 ns 
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Specific6tions HS-82C85RH 
TABLE Z. AC ELECTRICAL PERFORMANCE CHARACTERlSllCS VDD • 4.5V, TA • -SSOC to +125°C (Continued) 
GROUP A 
LMTS 
PARAMETER SYMBOL CONDITIONS SUBGROUP TEMPERATURE MIN MAX UPITS 
PCLK LOW Tina TPI..Pt-1 9, 10, 11 -55~.+250C,+125~ TCLCL-20 . ns 
Ready lnadlve to CLK TRYLCL Nota4 9, 10, 11 ·SSOC, +250C, +12SOC .a . ns 
Reedy AeWe 10 CLK TRYHCH Notal 9, 10, 11 ·550C. +25°C, +12SOC 213(TCLCL.l ns 
·15 
CLK 10 Reset Oeley TCUL 9, 10, 11 -550C. +25°C, +12SOC 65 ns 
CLK to PCUC HIGH Delay TCLPH 9, 10, 11 ·55~. +250C, +12SOC . 40 ns 
CU< to PCUC LOW Delay TCLPL 9, 10, 11 ~s0C,+25°C, +12~ . 40 ns 
OSC to ClK HIGH Delay TOHCH 9, 10, 11 ·SSOC, +250C, +12SOC -5 60 ns 
OSC 1D CLK LOW Delay TOHCL 9, 10, ,, -550C. +250C, +12SOC 2 70 ns 
OSC LOW to Cl.KSO HIGH TOLCH 9, 10, 11 -sSOC, +25°C, +12~ -5 60 ns 
Delay 
CU< LOW to CLKSO LOW TCLCSOL 9,10,11 -sSOC, +25°C, +12~ . 10 ns 
Skew 
NOTES: 
1. ACs I8SI8d at worst case VDD, guarart.aed rNer Ul operatilg 1'81"ftl8 
2. Selup and hold necessary oriy to guarartee l'1lCOgl'1ltion at next dock 
3. Apples c:rly 1D T3, TW statas 
4. Applies arty ID T2 Slates 
5. All li'ring delays are measun!d at 1.5V, uiMss ciherwisa noted 
6. TIITWlg ~ts made with EFI dt.ty cyde • SO'M. 
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS 
UMITS 
PARAMETER SYMBOL CONDITION TEMPERATURE II IN MAX UNITS 
1rcu C8pacltanc& CIN VDD • Open f • 1 MHZ. NIXe 2 TA. +25°C 5 pF 
Outp~ Capedtance COUT VDD • Open. f • 1MHz, Note 2 r,.. +25°C . 15 pF 
RESET I,..U (+)VT - (-)VT VDD • 4.5V and 5.5V -s5CC < r,. < •12SOC 0.25 v 
Hystei8Sis 
TIMING REQUIREMENTS 
RES or START Vald TSTART VDD • 4.5V and 5.5V ·550C < T,. < +1250C 2TELEL . ns 
toCLK Low +3 
STOP Command TSTOP VDD • 4.5V and S.SV -550C < T,. < +125°C TCLCL+ 3TCHCH ns 
Vald to CLK High TCLCH +55 
TIMING RESPONSES 
CLK/CLKSO RisG TCH1CH2 VDD • 4.5V and 5.5V, 1.0V 10 -550C < T,. < •125°C 15 ns 
Time 3.5V 
CLK/CLKSO Fall Time TCL1CL2 VDD • 4 .5V and 5.5V, 3.5V to -550C < TA < •1250C 15 ns 
1.0V 
0Utp11 Rise Time TOLOH VDD • 4.5V and 5.5V, O.BVID -550C < T,. < • 12SOC 25 ns 
(Except CLK) 2.0V 
0Utp11 Fall Time TO HOI. VDD • 4.5V and 5.5V. 2.0V to -550C < T,. < • 125°C 25 ns 
(Excepc CLK) O.BV 
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SpecifictJtions HS-82CBSRH 
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS 
UMITS 
PARAMETER SYMBOL CONDITION TEMPERA lURE MIN MAX UNITS 
Start/Rasat Vald 10 TOST VDD • 4.5V and 5.5V (TYP) ·550C < TA < +125°C . 3 ms 
ClK I...Dw Note3 
RESETO~Time TRST VDD • 4.5V and 5.5V -550C < TA < +1250C 16 ms 
Higl (TCLCL) 
NOTES: 
1. The parameters lsled il table 3 am com-oiled via deslg'l or procass P8ramet&IS and am l'liX drectly testad. These parameters are 
charac19rtzed upon irillal deslgl ralease and ~ deslgl changQs which woUd al'fect 1he9a charact8rlstlcs 
2. All maasuramaniS raferancad 10 davica gtX.nd. 
3 .. Oscllator swt~ dme depends on several factors ilckJding crysaaJ frequency, crySial mamlac:t1J"81', capacltlve load, ~. power 
~ voltage. etc. Tlis pararnerar is gven for irtormadon only. 
TABLE 4. POST 100K RAD ELECTRICAL PERFORMANCE CHARACTERISTICS 
See +Z50C lin'ils In Table 1 and Table 2 for Post RAO lin'ils (~~s 1. 7, 9) 
TABLE 5. BURN-IN DELTA PARAMETERS (+250C) 
PARAMETER SYMBOL DELTA UMITS 
Stzltlc CLr1'8nt IDDSB :!:2o,..A 
lnpll Leakage Current IIL.IIH :t20011A 
Low Level Outp!A Vol1age VOL :!:SOITIV 
Hlgl Laval OUpll Volrage VOH ±150mV 
TABLE 6. APPLICABLE SUBGROUPS 
GROUP A SUBGROUPS 
CONFORMANCE MIL·STD-883 RECORDED 
GROUP METHOD TESTED FOR ·0 FOR-Q TESTED FOR .a 
Initial T 9Sl 100%5004 1, 7. g 1 (Noal2) 1. 7. 9 
lrurimTest 100%5004 1. 7, 9, 4 1, 4 (Noca Z) 1, 7.9 
PDA 100%5004 1, 7,4 - 1, 7 
Final Test 100%5004 2, 3, SA, 88, 10, 11 - 2, 3, 8A, 88, 10, 11 
Group A (Nota 1) Sa~le5005 1, 2. 3. 7, BA. BB. 9, 10, 11 1, 2. 3, 7. 8A. BB, 9, 10, 11 
~~B5 Sa~le5005 1, 2, 3, 7, 8A. BB, 9, 10, 11.4 1. 2. 3. 4 (Note Z) NIA 
Slt.lgr0l4) B6 Sa~le5005 1. 7. 9 N/A 
Groupe Sample 5005 NIA NIA 1, 2, 3, 7, 8A. BB, 9, 
10,11 
Group D Sa~le5005 1, 7. 9 1, 7,9 
Group E, Si.tJgr<q> 2 Sa~le 5005 1, 7, 9 1, 7,9 
NOTES: 
1. Alternate GI"'l4l A I8Sti'lg in accordance~ MIL-STD-883 method 5005 may be exercised. 
2. Table 5 paramelers only 
RECORDED 
FOR-8 
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Harris Space Level Product Flow -Q 
Wafer Lot Acceptance (All Lots) Method 5007 
Oncludes SEM) 
GAMMA Radiation VerifiCation (Each Wafer) Method 1019, 
2 Samples/Wafer, 0 Rejects 
1 00% Die Attach 
100% Nondestructive Bond Pull, Method 2023 
Sample -Wire Bond Pull Moritor, Method 2011 
Sample - Die Shear Monitor, Method 2019 or 2027 
100961ntemal Visual Inspection, Methocl2010, Condition A 
CSI and/or GSI PreCap (Note 6) 
100% Temperature Cycle. Method 1010, Condition C, 
10 Cycles 
10096 Constant Acceleration, Method 2001, Condtlon per 
Method 5004 
100% PIND, Method 2020, Condition A 
100% External VIsual 
100% Serialization 
100% Initial Electrical Test (TO) 
100% Static Burn-In 1, Condition A or 8, 72 Hours Min, 
+ 1250C V.n, Method 1015 
NOTES: 
100% Interim Electrical Test 1 (T1) 
100% Delta Calculation (TO-T1) 
10096 PDA 1, Method 5004 (Note 1) 
100% Dynamic Bum-In, Concltion D. 240 Hours,+ 125°C or 
Eqtivalert, Method 1015 
100% Interim Electrical Test 2(T2) 
100% Delta calculation (TO-T2) 
100% PDA 2, Method 5004 (Note 1} 
100% Final Electrical Test 
100% Fine/Gross Leak, Method 1014 
100% Radographic (X-Ray), Method 2012 (Note 2) 
100% External Visual, Method 2009 
Salfllle • Group A, Method 5005 (Note 3) 
Salfllle • Group 8, Method 5005 (Note 4) 
Salfllle ·Group D, Method 5005 (Notes 4 and 5) 
10096 Date Package Generation (Note 7) 
CSI and/or GSI Final (Note 6) 
1. Falllles from Sli)gro~ 1. 7 and detas are used for calciJatilg POA. The maxinun alowable PDA • 5% with no lll)m than 3% of the 
failleS flom su~ 7. 
2. Radbgaphlc (X-Ray) ilspectlon may be performed at any polrt aftar sarialzatlon as alowed by Method 5004. 
3. Altemete Group A I8Siilg may be performed as allowed by MIL-ST0-883, Method 5005. 
4. Group Bam D hspecUons are optional and wll not be petformed l.fi&ss raqlired by lh& P.O. When raqlired, the P.O. shcn.KIInclude 
sep!lllllt8 lne IIams for Group B Test Gro~ B Samples, Group D Test and Group 0 Sa!11)1es. 
5. Group 0 Generic Data as defined by MIL·I-38535, Is opllorml and wil not be supplied u!Hss raquirad by the P.O. Whlln nKJ.kad, lh& 
P.O. should Include a teparate lne Item tor Gr~ 0 Generic Data. Generic: data is not guaranteed to be available and is lhera'ore not 
avalable i1 all cases. 
6. CSI an<Uor GSIInspectlons are opdonal and wll not be performed 1.11km raql.ired by lheP.O. When required, lhe P.O. should Include 
separate lne Items for CSI PreCap lnspec11on. CSI t'nallnspec11on. GSI PreCap lnspGCiion. and/or GSI flnallnspactlon. 
7. Data Peckage Corunts: 
• Cover Sheet (Harris Name and/or logo, P.O.~. CUstomer Part Nl.ITlber. Lot Date Code, Harris Part Nl.ll'tler. Lot~. Quantky). 
• Wt!ler Lot Acceptance Report (Method 5007). Includes reproductions d SEM photos with percert of step covemge. 
• GAMMA Radiation Report. Cor1alns Caver page, dlsposllon. Rad Dose. Lot Nt.mber, Test Package usad, SpecfiCallon Nlmbers. Tast 
eqlipment. etc. Radiation Read and Record deal on fie at Harris. 
• X-Ray raport and flm. Includes penatrometsr 111&8Sl.n11T18nts. 
• Screening. Electrtclll, and Group A allribUes {Sc;retrilg aurlll.les begin lifter package !IMI). 
• Lot Serial Nurrbar Sheet (Good l6lls serial nl.l11bar and ~ runber). 
• Variables Data (AI Delra operations). Data Is idenliflfld by serial number. Dala header includes~ runber and daiS c:J 114 
• G~ B and D al:lltltMs and/or Generic data Is ilck.Jdad when required by lhe P.O. 
• The Cartl"ICateofCorionnance Is a part of the shippilg lrwok:a and Is not partof!M Data Book. The CerU'Icate c:JCorlorrnarlCe Is sigled 
by an 8l.Chorizsd Qualty Repre911rtatlve. 
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Harris Space Level Product Flow -8 
GM1MA Radiation Verification (Each Wafer) Method 1019, 
2 Samples/Wafer, 0 Rejects 
1()()% Die Attach 
Periodic- Wire Bond Pull Mo~. Method 2011 
Periodic· Die Shear Monitor, Method 2019 or 2027 
100% Internal Visual Inspection, Method 2010, Condition B 
CSI an/or GSI PreCap (Note 5) 
100% Te~ture Cycle, Method 1010, Condition C, 
10Cycles 
100% Constant Acceleration, Method 2001, Concition per 
Method 5004 
100% External VISual 
100% Initial Electrical Test 
NOTES: 
1()()% Dynamic Bum-In, Condition D. 160 Hours, + 125°C or 
Eql.ivalert, Melhocl1015 
1()()% Interim Electrical Test 
1()()% PDA. Melhocl5004 (Note 1) 
100% Final Electrical Test 
100% Fine/Gross Leak, Method 1014 
100% External Visual, Method 2009 
Sa!Jl)le • Group A, Method 5005 {Note 2) 
Sa!Jl)le • Group B, Method 5005 (Note 3) 
Sa!Jl)le - Group C. Method 5005 (Notes 3 a1d 4) 
Semple- Group D. Method5005 (Notes 3 end 4} 
100% Data Package Generation (Note 6) 
CSI and/or GSI Anal (Note 5) 
1. Falllns from Slilgro~ 1, 7 are used for calculating POA. The maxllllJm alowable POA • 5%. 
2. Mermte G~ A t9Stilg may be perfonTI9d as alowed by MIL-STD-883, Method 5005. 
3. Group B. C and 0 Inspections are opdonal and wll not be performed 1.111ess reqt.ired by the P.O. When required. !he P.O. shoUd ilc:lude 
saparae lne IIBms for GrClC.4) B Test Gro~ C Test G~ C $an"4)1e$, G~ D Test and Gr~ 0 5af11)1es. 
4. Group C and/or Group D Generic Data. as defiled by MIL-1-38535, Is optional and wll not be ~led l.llless reqLired by lhe P.O. 'Mlen 
reqlired, the P.O. shoUd Include a separa1e Ina Item for Gro~ C GeneOc Data and/or GrClC.4) D Generic Data. G9119ric data Is not pr-
aJUed to be available and Is lheretore not available In ail cases. 
5. CSI andlorGSIInspec1ions are optional and \1141 rot be perfonned lllless reql.ired by 1heP.O. When reqt.ired, the P.O. should Include 
separate lne IIams for CSI Pr&Cap lnspedlol ~ CSI t'nallnspedion. GSI PreCap Inspection, and/or GSI final Inspection 
6. Da1a Package Co11eras: 
• Cover She« (Harris Name and/or Logo, P.O. Nunber, Cuslorner Part N\ITlber, Lot Date Code, Harris Part N\ITlber, Lot Nl.l11ber. Quantity). 
• GAMMA Radiation Repon. Cortails O:N« page, dlsposaJon. Rad DoS&. Lot Nt.niler, Test Package used, 5~ Nl.mbers. Test 
eqLipment. ace. Radiation Read and Record data on lie at Harris. 
• Sclooring. El9arlcal. and ~A atlrlbi.I.Gs (Saoonilg a1111:1li9S begil after package~-
• Group B. C and D aarlll.bS and/or Generic: data Is Included when reqLired by !he P.O. 
• The CMflca of Cortonnance Is a part of 1he stippilg iwolca and Is not pan of the Da1a Book. The Certrcae rJ Corlorman:e Is sig)ed 
by an ai.Jhorizecl Oualty R&Pies81 alive. 




1. R • 3700 at V • 2.25 for CLK and CLKSO outpi.XS. 
2. R • 4940 at V • 2.87 for all otllGr oupus. 
3. Cl· SOpF. 
4. Cllncludes probe arojg capaclance. 
WD 
~ ~ R (NOTES 1, 2) 













.1= TPLPH -..J 
RGUR.E 1. WAVEFORMS FOR CLOCKS 




FIGURE 2. WAVEFORMS FOR READY SIGNALS (FOR ASYNCHRONOUS DEVICES) 















FIGURE 4. CLOCK STOP (FiC HIGH OR FiC LOW) 
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START 
FIGURE 5. CLOCK START (FiC .. GH) 
START ~-~------------------~~-~-----~T------~~~~ 
FIGURE 1.. CLOCK START (FiC LOW) 
=i r- lSHSL 
_ .. ·· _. ~P-I--1:5-TI-1HCI..------:---i-/_I-_TM_HC_L __ _ 
CLK 
RESET ····· ·····-ef. TRST--~-----tr--_._ ___ _ 
FIGURE 7. RESET TIMING (CLK RUNNING WITH FiC LOW· OSC MODE; CLK RUNNING· OR STOPPED WITH FiC HIGH EFI MODE) 
















RGURE 8. RESET niiNG OSCILLATOR STOPPED (FiC LOW) 
NOTE: CLK. CLKSO. PCLK remain n the hi!jl state urd RES g:>es hlgl and 8192 vald oscllator cycles have been mgsaared by the 
HS-82C85RH iUmal courur TOST tlma period). AfrM RES goes tigh and CLK. CLKSO, PClK become act!Ye, the RESET outpLI 















RGURU. SLOIFST11MING OVERVIEW 
PClK I .....---, ! • • •'I • ~ __, ··--· 
TSFPC t --1 1-----11-- lSFPC t 
m-.t'sr--r.::.:.::.:_ 
ax~ ~.!·~-----------~ 
FIGURE 10. FAST TO SLOW CLOCK MODE TRANSI110N 
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Waveforms (Continued) 
EROROSC nnnn nnnnn r.::. 
-' uuuuuuuuu;. .. 
PCLK r--1 !' • • • ~ 
___. ........... .. ... 
CI.K I 
~ 3 EFI PULSES 
~-------~-~ 
•• _____ .. r· LrL.rL..r 
FIGURE 11. SLOW TO FAST CLOCK MODE TRANSillON 
t If TSFPC Is not met on ooo edge d PCLK. SLOt'FST wll be rec:og'llzed on the ooJCE edge d PCLK. 
r----fFi: 
t---ICSYNC .._ __ __, 







FIGURE 14. READY TO CLOCK (USING X1, X2) 
t CL • 50pF 
VDD 
r---tCSYNC 
FIGURE 13. CLOCK HIGH AND LOW 'TliiE (USING EFI) 
t---ICSYNC 
FIGURE 15. READY TO CLOCK (USING EFI) 
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1. R· 1()kg:t10% 
2. VDD • 6.0V ::1: 5~ 
3. T,.•+12SOCMn 
4. Packtllga Code: SZ (24 lead DIP) 
5. FO Is 50% dt.lY cycle square wave pUs& bu'st. FO Is laft 




z. Pins 1iGd to VSS (OV): Pil9 
3. Pins with loads: Z. 5, 8, 10, 16, 18, 22 
4. Pins 1iGd to VDD: 1. 3, 4, 6, 7. 11 - 15, 17, 19-21. 23. 24 




































DYNAMIC CONRGUR.A TION 
2. VDD • 6.0V ::1: 5~ (B~n~-ln); VDD • 5 .5V ::1: 5~ (life Test) 
3. r,.. +125CC """ 
4. Paek8ge Code: SZ (24 leed DIP) 
5. FO • 10kHz. 50% dt.lY cycle 
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- Functional Description 
The HS-82C85RH Static Cock Controller/Generator 
provides simple and complete control of static CMOS 
system operctlng modes. The HS-82C85RH can operate 
with either an external crystal (X an external frequency 
sot.rce and can s~rt run speed, slow. stop-dock and 
stop-oscilator operation. Whie it is directly compatible with 
the Harris HS-80C86RH CMOS 1 6-bit static microprocessor, 
the HS-82C85RH can also be used for general purpose 
system clock control. 
Separate signals ere provided on the HS-82C85RH for stop 
and start control of the crystal oscillat(X and clock outputs. A 
single control line determines fast (crys~Fl frequency 
divided by 3) or slow (crystai/EFI frequency divided by 768) 
mode operation. A clock synchronization inp~oa is provided to 
allow the use of mutipie HS-82C85RHs In the same system. 
The HS-82CS5RH generates the proper HS-BOC86RH reset 
pulse, end it also handles all date trensfe.- tilTing by generat-
Ing the HS-SOC86RH ready signal. 
AL.tomatlc maximum mode HS-80C86RH software HALT 
Instruction decode logic Is present to ease the design of 
software-based clock control systems and provides com-
plete software control of STOP mode operation.Aut.omatic 
mirimum mode software HALT instruction decoding can be 
easily mpiemented with a single 74HC74 device. Restart 
logic insures valid dock start-1.4> and complete synchroniza· 
tlon of CLK, CLKSO and PCLK. 
Static Operating Modes 
The HS-82C85RH Static Oock Controller can be dynaml-
cely set to operate in any one of four modes at anyone time: 
FAST, SLOW, STOP-CLOCK and STOP-OSCILLATOR. 
Each mode has distinct power and performance characteris· 
tics which can be matched to the needs of a partic!Jar sys-
tem at a specifiC time (See Table 1). 
Keep in mind that a single system may require all of lhese 
o~erating modes at one time or another duri'lg normal oper-
atJon. A design need not be limited to a single operating 
mode or a specific combination of modes. The appropriate 
operating mode can be matched to the power-performance 
level needed at a specific Ume or In a particular circum-
stance. 
Reset Logic 
The HS-82CS5RH reset logic provides a Schmitt lligger 
lnp!A (RES) and a synchronizing flp-ftop to generate there 
set timing. The reset signal is synchronized to the falling 
edge of CLK. A sifr4'1e RC network can be used to provide 
power-on reset by utilizing this fur~etion of the 
HS-82CS5~H.When in the crystal oscillator (F/C =LOW) or 
the EFI (F/C = HIGH) mode, a LOW state on the RES input 
will set the RESET output to the HIGH state. It wil also 
restart the osclllat(X circuit If it Is In the Idle state. The 
RESET output Is guaranteed to stay in the HIGH state for a 
mirimum of 16 CLK cycles efte.- a low-to-high transition of 
the RES iflllll 
An oscllator restart count sequence will not be disturbed by 
RESET if this cot.rlt is already in progress. After the restart 
COLI'lte.- expres, the RESET oLtput will stay HIGH at least 
for 16 periods of CLK before going LOW. RESET can be 
~high beyond this time by a continuing low input on the 
RES Input 
If F/C is low (crystal oscillator mode), a low state on RES 
starts the crystal oscillator circlit. The stopped olipUts 
remain inactive, until the oscillator siglal amplitude reaches 
the X1 Schmitt trigger nput threshold voltage and 8192 
cydes of the crystal oscillator output are counted by an lrter-
nal counter. After this cot.rlt Is cofT4)1ete, the stopped outputs 
(CLK, CLKSO, PCLK) start cleanly with the proper ~ase 
relationships. 
This 8192 count requirement Insures that the CLK, CLKSO 
and PCLK outpt.ts will meet minrnum clock requirement.s 
and will not be affected by unstable oscillator characteristics 
which may exist during the oscillator start-up sequence. This 
sequence is also folowed when a START command is 
issued wllle the HS-82C85RH oscillator is stopped. 
Oscillator/Clock Start Control 
Or~te the oscillator Is stopped (or corniTVtted to stop) or at 
power-on, the restart sequence Is hitlated by a HIGH state 
on START or LOW state on RES. IfF/CIs HIGH, then restart 
occurs immediately after lhe START or RES input is syn-
chronized internally. This insures that stopped oLtputs (CLK, 
PCLK, OSC and CLKSO) start cleanly with the proper phase 
relationshp. 
TABLE 1. STAllC SYSTEM OPERATING MODE CHARACTERISTICS 
OPERATING 
MODE DESCRIPTION POWER LEVEL 
Stop-Oscilara All systam clocks and man dock oscilator a111 MaJdnun savings 
stopped 
Stop-Cioclt Sys18111 CPU and peripherals cJod<s stop bl.l Reduced sys~em power 
main cloclt oscllator cortrues 10 ru1 a1 rated 
flaqueney 
PERFORMANCE 
Slowest response due tD 
oscilata ras1a1t Uma 
Fast restart. no oscilator 
re&arttin& 
Sys18111 CPU clocks 8111 slowed wt-.118 pe~ral Power clsslpatlon slgtlly hlgl- CorthJous operation at low 
dock and man dock osclla1Dr run at rated er than Stop-Clock frequency 
frequency 
Fast All clocks lind oscilatDrs IU"I at ratad frequency Highest power 
Spec Number 518061 
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If F/C Is low (crystal oscillator mode). a HIGH stae on the 
START inpl.t or a low state on RES causes the crystal 
oscillator to be restated. The stopped outptJs remain 
stopped, until the oscillator signal ampitude reaches the X1 
Schmiu trigger inptJ threshold voltage and 8192 cycles of 
the crystal oscillator output are co1.11ted by an i1temal 
cot.11ter. After this cot.11t Is complete, the stopped outputs 
(CLK, CLKSO, PCLK) start cleanly with the proper phase 
relationships. 
Typically, any Input slg1al which meets the START Input 
timing r~lrements can be used to stat the HS-82C85RH. 
In many cases. this would be the INT output from an 
HS-82C59A CMOS Priority lnt~ Controller (See Figure 
16). This output, which is active high, can be connected to 
both the HS-82C85RH START pin and to the INTR input on 
the microprocessor. 
HS.CCSIIA HS-12CISRH HSIOCIIRH 
L....t lfTR 
a.J( r---t a.J( 
liT ~--~ START 
FIGURE 11. START CONTROL USING HS-82CS8ARH INTER· 
RUPT CONTROLLER 
When the INT oiJpUI. becomes active (as a resul of a 
"restart" IRQ or a system reset), the oscilator/clock circuit on 
the HS-82C85RH will restat. Upon completion of the 
appropriate restart seq..~ence, the CLK signal to the CPU will 
become active. The CPU can then respond to the still-pend· 
lng lnterft4:)t r~est. · 




FIGURE 17. STOP CONTROL USING HS-80Ca6RH MAXIMUM 
MODE STATUS UNES 
When used in this conrglSation, the HS-82C8SRH will 
automatically recognize a software HALT corrrnand from the 
HS-80C86RH and stop the system clocks or oscillator. This 
allows co!T1>1ete software cortrol of the STOP fll1ction. 
If the HS-80C86RH is used in the MINirrum mode, the 
HS-82C85RH can be controlled using the 52/STOP input 
(with SO and 51 held higl). This can be done using the cir· 
cuit shown in Figure 18. Since the HS-80C86RH, when exe· 
cutilg a halt Instruction In mlnlrn.Jm mode, Issues a single 
ALE piAsa with no correspondng bus signals (DEN remains 
high), the ALE pulse wil be clocked through the 74HC74 and 
put the HS-82CBSRH irto stop mode. 
The HS-82CB5RH status Inputs 52/STOP, 51, SO are 
sampled on the rising edged CLK. The oscillator (F/C LOW 
only) and clock outplJS are stopped by 52/STOP, S1, SO 
being in the LHH state on a low-to-high transition of CU<. 
This LHH state must follow a passive HHH stae occurring 
on the previous low-to-high CLK transition.CLK and CLKSO 
will stop in the logic HIGH state after two additional complete 
cycles of CU<. PCLK stops In Its current st<te (HIGH or 
LOW). This is true for both SLOW and FAST mode 
operation. 
The so. 51, and S2/STOP control lines determine when the Stop-Oscillator Mode 
HS-82C85RH clock outptJs or oscilator will stop. These When the HS-82C85RH is stopped while in the crystal mode 
three lines are designed to connect directly to the MAXinum (F/C LOW), the oscillator, in addition to all system dock 
mode HS-80C86RH status lines as shown in Figure 17. signals (CLK. CLKSO and PCLK), are stopped. CLK and 
•;..t"..t"..t"w"•"•".J"ol"w"•"•"•"•",.-..t"..t'.J'•"•"•" ... •"•"•"•"•"J"..t"w"•"•"-•"•"•"•"•"•"_.•"•"•"•"•"•".."w•w•w; 
~ 74HC74 QUAD D FI..F-Ft.OP Willi CLEAR -~ VDD 
•, . 
1--~·-1 .: ~ ' 
1. ......... . 
DEN 
\IDD 
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CLK50 stop In the high state. PCLK stops In ts current state 
(hicjl or low). 
Wti1 the oscillator stopped, HS-82C85RH power crops to Its 
lowest level. All clocks and osclllctors are stopped. All 
devices in the system wl"ich are driven by the HS-82C85RH 
go into the lowest power standby mode.The HS-82C85RH 
also goes into standby and requires a power supply current 
of less than 1 OO"nA. 
Stop-Clock Mode 
When the HS-82C85RH is in the EFI mode (F/C HIGH) and 
a STOP command Is Issued, all system clock signals (CLK, 
CLK50 and PCLK) are stopped. CLK and CLK50 stop In the 
high state. PCL K stops In Its current state (high or low). 
The HS-82CSSRH can also provide its own EFI source 
sifl1)1y by connecting the OSC otJput to the EFI Input and 
puling the F/C Input HIGH. This puts the HS-82C85RH lrto 
the External Frequency Mode using its own oscillator as an 
external source signal (See Figure 19). In this conrguration, 
when the HS-82CSSRH Is stopped in the EFI mode, the 
oscillator cortinues to run. Only the clocks to the CPU and 










FIGURE 18. STOP..CLOCK MODE IN EFI MODE WITH OSCIL.L.A-
TOR AS FREQUENCY SOURCE 
Clock Slow/Fast Operation 
The SLO/FST lnptJ determines whether the CLK and CLK50 
outputs run at full speed (crystal or EFI frequency divided by 
3) or at slow speed (crystal or EFI frequency divided by 768) 
(See Figure 20). When in the SLOW mode,HS-82C85RH 
stop-dock and stop-oscillator functions operate in the same 
mamer as in the FAST mode, and the frequency of PCLK is 
unaffected. 
The SLOW mode allows the CPU and the system to operate 
at a reduced rate which, in tum, reduces system p:>wer. For 
example, the operating power for the HS-80C86RH CPU is 
10rnAIMHz of clock frequency. When the SLOW mode is 
used In a typical 5MHz system, CLK and CLKSO run at 
approximctely 20kHz. /ltl. this reduced frequency, the 
average operating current of the CPU drops to 200mA 
Adcing the HS-80C86RH SOOmA standby current brings the 
total current to 700mA. 
While the CPU and peflX1erals run slower and the 
HS-82C85RH CLK and CLKSO outputs switch at a red.Jced 
frequency, the main HS-82CBSRH oscillator is still nsming at 
the maximum frequency (determined by the crystal or EFI 
inptJ frequency.) Since CMOS power is direcdy related to 
operating frequency, HS-82CSSRH power supply current will 
typically be reduced by 2596 - 3596. 
Internal logic requires that the SLOIFST pin be held low for 
at least 195 oscillator or EFI clock pulses before the SLOW 
mode command Is recognized. This requirement eliminates 
unwanted FAST -to-SLOW mode frequency changes which 
coud be caused by glitches or noise spikes. 
To guarantee FAST mode recog~ltlon, the SLOIFST pin 
must be held high for at least 3 OSC or EFI pulses. The 
HS-82C85RH will begin FAST mode operation on the next 
PCLK edge alter FAST command recognition. Proper CLK 
and CLKSO I*Jase relationships are mairtained and mini-
mum pulse width specifications are met. 
FAST-to-SLOW or SLOW-to-FAST mode changes will occur 
on the next rising or falling edge of PCLK. It is imp:>rtant to 
remember that the transition time for operating frequency 
changes, which are dependert upon PCLK, will vary with the 
HS-82C85RH oscillator or EFI frequency. 





RGURE20. SLOWIFAST11MING OVERVIEW 
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HS-82C85RH 
Slow/Fast Mode Control Oscillator 
The HS-82CSSARH programmable pe!l>heral interface can The oscillator circuit c:l the HS-82CBSRH is designed 
be used to provide slow/fast mode control by connecting one primarily for use with an external parallel resonant, 
of the port pns directly to the SLO/FST pi1 (See Ftgure 21). fundamertal mode crystal from which the basic operating 
Wih the port pin confgured as an output, software control c:l fr~ency is derived. The crystal frequency must be three 
the SLO/FST pin is provided by sif1l)ly writing a logical one times the required CPU clock. X1 and X2 are the two aystal 
(FAST mode) or logical zero (SLOW Mode) to the inpt.t connections. The output of the oscillator is buffered 
corresponding port. PORT C is well-suited for this fll'lction and available at the OSC outpt.t (pin 1 B) for generation of 
due to its bit set and reset capabilities. other system timing sig'lals. 
For the most stable operation or the oscilator (OSC) output 
circuit, two capacitors (C1 = C2) are recommended. 
Capacitors C1 and C2 are chosen such that their corrbined 
ClJ( ClJ( capacitance matches the load capa~ce as specified by 
the crystal manufactlJrer. This insures operation within the 
HS·I2CI5RH 
freqJency tolerance specified by the crystal manufaCUJrer. 
ClOCK HS.t2C55RH HS-IOCteRH The crystal/capacitor conflguraUon and the rormula used to 
CONTROLLER PERIPHERAL ~OCESSOR 
GDI£RATOR INTERFACE determine the capacitor values are shown in Figure 22. 
Crystal Spedflcations are shown in Table 3. For addtional 
!IDf:ST 
-
PCO I'- 00-1 information on aystal opera
tion, see Harris IJ.Iblication Tech 
'r- Brief 47. 
FIGURE 21. SLOW IF AST MODE CONTROL USING HS-82CSSRH r::'-'-PERIPHERAL INTERFACE 
Altarnata Operating Modes CRYSTAL l ~t 
Using akemate modes of operation (siCNV, stop-clock, stop- U!Wiz. 16MHZ T 
oscillator) will reduce the average system operati1g power lCZ 
dissipation in a static CMOS system (See Table 2). This C2t does nbt mean that system speed or throughput rn.Jst be 
redJced. When used appropriately, the siCNV, stop-clock, 
stop-oscilator modes can make your design more power-
effiCient while maintaining maximll11 system performance. C1•C2 CT· C1 +C2 OnckJdi'IQ stray capac:lta
nce) 
TABLE 2. TYPICAL SYSTEM POWER SUPPLY CURRENT FOR 
STATIC CMOS OPERATING MODES AGURE 22. CRYSTAL CONNECTION 
STOP· STOP· 
FAST SLOW ClOCK osc TABLE 3. CRYSTAL SPECIACATlONS 
CPUFrequeney SMHz 20KHz DC DC PARAMETER TYPICAL CRYSTAL SPECIFICATlON 
XTAL Fr~~quaocy 15MHz 15MHz 15M HZ DC Frequency 2.4MHz ID 1SMHz 
IDO Type of Operadon Paralel Resonan. Fund. Mods 
HS-80C86RH SOmA 2.5mA 250J,IA 250pA Load Ceplldtance 20pF or 32pF 
HS-82C85RH 24.7mA 1UmA 14.1mA 24.4jiA R SERIES (Max) 560 (f • 15MHz, CL • 32pf), 
HS-82COSRH 1.0mA 10.0jiA 1.0j1A 1.0jiA 
1050 ~ •1SMHz, CL • 20pF) 
B2C82 1.7mA &.SmA 1.0J,IA 1.o,&A Frequency Sou'ce Selection 
HS-82C54RH ~3.~ ~15.0J,IA 1.0J,IA 1.~ The F/C lnpt.t is a strapping pin that selects either the crystal 
HS-82C55ARH 3.2J,IA 1.2J,IA 1.0J,IA 1.o,&A oscillator or the EFI illJ(.It as the source frequency for clock 
74HCXX + Olhllr 2.9mA 110.0J,IA 90.0J,IA 90.0J,IA 
generation. If the EFI input is selected as the source, the 
oscillator section (OSC output) can be used independently 
HS-65262RH 4.0mA 50.~ 10.o,&A 10.0J,IA for another dock source. If a crystal is not used, then aystal 
HS-6617RH 8.3mA 52.5j.U\ 12.o,&A 12.o,&A inpt.t Xl (pin 23) must be tied to VDD or G
ND and X2 (pin 
NOTE: Allmeasuremarutakenatroom~ VDD•+5.0V. 
22) should be left open. If the EFl mode is not used, then EFI 
Power supply eunent levels wll be dependent upon system 
(pin 20) should be tied to VDD or GND. 
contlgl.l'lldon and traquancy d operation. 





The clock gene~ consists of two synchronous dlvk:le-by-
three counters with special clear lnJ)Jts that lnNbit the coi.J1t-
ing. One counter generates a 33% duty cycle waveform 
(CLK) and the other generates a 50% dt.ty cycle waveform 
(CLKSO). These two counters are negative-edge synchro-
nized, with the low-going transitions of both waveforms 
occurring on the same oscillator transition.The CLK and 
CLKSO output fr~cles are one-third of the base Input 
frequency when SLO/FST Is high and are equal to the base 
input freq.Jency divided by 768 when SLO/FST is low. 
The CL K outpl..t Is a 33% duty cycle dock signal designed to 
drive the HS-BOCSSRH microprocessor directly. CLKSO has 
a 50% duty cycle output synchronous with CLK, designed to 
drive coprocessors and peripherals reqliring a 50% duty 
cycle clock. 
PCLK Is a peripheral dock signal with an output frequency 
equal to the oscillator or EFI frequency divided by 6. PCLK 
has a 50% duty cycle. PCLK is unaffected by SLO/FST. 
When the HS-82C85RH is placed in the STOP mode, PCLK 
wil remain in its current state (logic high or logic low) urtil a 
RES or START co!TTT1and restarts the Hs-82C85RH clock 
circuitry. PCLK Is negative-edge synchronized with CLK and 
CLKSO. 
Since PCLK contiroes to rll'l at the same freq.Jency 
regardless of the state of the SLO/FST pin, It can be used by 
other devices In the system which need a fixed high 
frequency clock. For exafTl)le, PCLK could be used to clock 
en Hs-82C54RH programmable interval timer to produce a 
real-time clock for the system or as a baud rate genera!Or to 
maintain serial data comll'llnications duri'lg SLOW mode 
operation. 
Clock Synchronization 
The clock synchrorization (CSYNC) input allows the output 
clocks to be S)flchronlzed with an external event (such as 
a~er HS-82C85RH clock signal). CSYNC going active 
causes all clocks (CLK. CLKSO and PCLK) to stop In the 
HIGH state. 
Ills necessary to synchronize the CSYNC Input to the EFI 
clock using two ftlp-ftops as shown In Figure 23. Multiple 
s~ >-1--+1 D Q 
external t1p-flops are necessary to minimize the occur-
rence of metastable (or Indeterminate) states. 
Ready Synchronization 
Two ROY inputs (ROY1, ROY2) are provided to accoiTTTlo-
date two system buses. Each ROY~ is qualifi~ by its 
corresponding AEN i!l)Ut (AEN1, AEN2). ReceptiOn of a 
valid ROY signal causes the HS-82C85RH to outpL.t READY 
high, informing the HS-80C86RH that the pending data 
transfer may be concluded. (See HS-80C8SRH data sheet 
system timing). 
Synchronization is required for all asynciTonous active-
going edges of either ROY Input to guarantee that the ROY 
set up and hold times are mel Inactive-going edges of ROY 
In normally ready systems do not require synchronization 
but must satisfy ROY setup and hold as a matter of proper 
system design. 
The ASYNC Input defiles two modes of ROY synchroniza-
tion operetion. When ASYNC is LOW, two stBges of 
synchronization are provided for active ROY inJXJt signals. 
Positive-going asynchronous ROY inputs will fi"st be 
synchronized to flp-flop one at the rising edge of CLK 
(req.Jiring a seu.p time TR1VCH) and then synchronized to 
flp-ftop two at ltle next falling edge of CLK. after ~lch time 
the READY output wtll go HIGH. 
Negative-going asynchronous ROY i!l)Uts will be synchro-
nized drectly to flp-flop two at the falling edge of CLK, alter 
which time the ROY output wtll go Inactive. This mode of 
operation Is Intended for use by asynchronous (normally not 
reedy) devices in the system which cannot be guarerteed by 
design to meet the requi"ed ROY seu.p lining (TR1VCL) on 
each bus cycle. 
When ASYNC is high or lett open, the fi"St ROY flp-flop is 
bypassed in the ROY synchronization logic. ROY inputs are 
synchronized by flp-flop two on the faling edge of CLK 
before they are presented to the processor. This mode is 
available for synchronous devices that can be guaranteed to 
meet the required ROY setup time. ASYNC can be changed 
on every bus cycle to select the appropriate mode of 
synchronization for each device in the system. 
D 
Q CSYIIC 
EFI ~ 4>-- > t > t 
(TO OTHER HS-I2CIIRIW) 
FIGURE 23. CSYNC SYNCHRONIZATION IIE'TliOOS 
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Thickness: BkA ± 1 kA. 
WORST CASE CURRENT DENSITY: 
1.6x 1o4 N~ 
Metallization Mask Lllyout 
H~ZCISRH 
I; i ~ ~ ;c g ~ 
a 8 -
q ~ ~ & :. I) 








a tt c:t fit lit ~ fir :. :. :. :. :. i ~ a § Iii 81 ;;; ~ I Ill 
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ORDER w;.w I PREFIX-------------'· 
2'0-SOCI(ET Wl~OVT .<I!YC"to0 
22·SOC~<ET W-TH l(f¥1\KJ 
25-SOCKE.T WTH BCAFQ A;Tt• .. f7CN CUP =.:>A 062" (1 6mr.'\) BOAAO W!TI-tQUT KeYINO 
27-SOC~<ET .,..,.·TH SCA~:l AE'i'f:~TION CLIP ;,::1~ J62"l1 BfT'mJ BO.&.f!IIO ~~~H KEVI".Q 
SERIES---------------.....,. 
.,...en.d OIN &tyilll 1=1 6 •:~ A ,l er~notd 
NUMBER OF CONTACT CAVITY POSITIONS _______ _. 
PolO. CONTACT ~OSITIONS CO"' TACT ROWS A a c c E 
048 3 (3 X 181 15 
1.500 2.122 1 000 1.7H 
~\Ill_ 15:3.110) (48 21!1 (+4 30\ 
Oie 3 (3 X 32) 31 3.100 
3.691 3.500 J.34J 
(78.HI (9'3.90) (88.90) (8A.Q1) 
150 3 (3 X 50) ~g 4.900 
5.4116 !.300 5.142 
(124,4l!) (1Ji.80) (134 62) (130.611 
CONTACT DESIGNATION CODE 
cooe No. CUCAIPTION TERMINAL L&HQ'Tli • y 
CCCII NO. CUC'IIPTION 
002 ~ ll.~ht onglo PC coni ocr 111 1 tQ, tttmln&J (3.00) 
00(1 ff A~t-ai'Oit P.C. Cor"' tact .118 D12 (0.30). a:ll 10.711 (3,00) ~.., .. 
012 ~ AIQhl·lJ'OI• PC CO"Iacl aqua,. terminal 






Gold,IIHOWr C.:.ld Contact -''"• llnll"d Ttrml"al 
cr ... DIN 118~2'.1 DIN 41612 Claa 11 • Class Ill 
.DIN 41612 I DIN 41612 
CIUi II :·. C!aa Ill 
~clo Llfw -400 Otclee SOCycloo 40()' C'/Cill 50CI'C~I 
Varia lon Coda Number 
OQ7 ::. I 073 026 ' . 001 
~.:.:: :,. 1 074 .. ' "· .. ·.'I 002 031 
... < '..· 
Conltc:l ~oadiM Po. Ill oM 
FUIV lo;ided • 100 !2.$41 grid ·~ 
Row A&C FUry~ · ·'. ••· ~; · ~~Jts.AJ >{ • .200 rs1i!i !rti ,:,\ ~~-....."'-
51 
NOTE: FOt llltom.a!a loadi<>g 
aod plallog, ploaeo oonlacl 
factory. 
S~adod v1tlaUon1 
nocommondod lor $tandard 
oppllcaUono. ~ 
Available through ELCO ~ 
~anct>i .. d ditlrlbu!Qro. 
®··.MOTOROLA -NEW-
Abrupt Junction Tuning 
.I CASE 29--44 1~3 Diodes T0-220"-'1 (TC>-02) - Sll!lplles ~mble capEi;once- ' STYLE 15 ~e=~~.e=~~e~u~~ '3 
t!leyhaveav.vie!yofi!pplicanons 





Genenl Pl,.,ou Ptntlc abrupt Tui•t Dlo•es CASE31H7 STYLE 8 
c.,acitancl Rallo@ 2.0 Yolb/30 Yolls 
•• 
T0-236AB t o----+11 •• c 2 C.SO 182- Tl)-Z26oll: (TQ-92)- Hlllll SOT-23 l The tolowroQ is a isti1Q a1 piastJc ~· 9"'01'1- STYLE 9 ~· abruptllr1inQ diodes. These <lM:eS exhibit 3 
igt1 chaladerislicS. . ' 
C•@Yo-4JV,U..CZ C.,. Rilllo Q 
Mtr.'s v- C4.t3l UY,50111tz 
Typo a~ NJ::!. 11.1. M Mlo. Typ. 
MV2101 6.1 6.8 7.5 30 2.5 400 
MV21~ 10.8 12_0 13.2 30 2.5 350 
MV2108 24.3 270 29.7 30 2.5 250 
MV2109 29.7 33.0 36.3 30 2.5 200 
MV2111 42.3 47.0 51.7 30 2.5 150 
MV2115 90.0 1000 110.0 30 2.6 100 
A1n1i1 Tlllliot Dlodos lor Fll R-- 01111 
cas. 2M4- To-221M (TQ-92) 
The~isaistinQofilbrupt~-lhatareOY3ilableasdoaiUflits~asinglepad<aqe 
Cr@'ft' C..,Rilllo Q Mtr.'s v-
-~ypo ilf1. ~ /M C3.t3ll 3.0 Y, 50 11Hz M .. Slyta 1111. illlft. 
MV1~ 37 42 1 3.o 2.5 100 32 - 15 
A1n1i1 TIOiot Dlodos lor Fill Rllllo- 01111 
C.SO 31W7- Tll-23& AI (SOT-23) 
MMSVo132LT1 I 43 I 48.1 I 2.0 I 15' I 100 I 14 I M4B I 9 
'C2Q. 'Eacl1 Diode. 
Hot-Carrier (Schottky) Diodes 
Hot-tanie< diodes are ileal lor VHF 
and UHF mixer and detector 
31llli<alions as well as many higher STYLEt freQuency applic.tt1ons. They !/ -·· provide stable electrical 1 To-226AC ' <>---114--<> 1 ctwacteristics by eliminating the 
' (T()-92) ~ 
-porni-<OOiact diode presen1!y l&d 11manyapplications 
1. 
Sm.EI STYLE 9 
Hot-tarrier (Schottky) CA.Se 311-07 1~3 10 .. , I 14 0' Diodes T0-236All SlNGl£ 
' 
SOT-:t:l STYLE 11 3 
cas. 182-: To-221AC (To-92) 14 0' COUUOH CATHOOE The followmo is a listil of hot 10 14 I car~ier (Sch::rJ dio es that SERI£5 




Cr ... Yr01111A ~@YI lllacwly Dowtca y- Jl:i .1! (IIA) Ufi&M Styli Typo M ..... ('1) T" . illarkliiiJ 
1.180701 70.0 1.0020Y 10 200 0 35.0V 15 - 1 
1.180301 30.0 1.5015V 0.6 2000 25.0 v 15 - 1 
1.180101 7.0 1000Y 0.6 2500 3.0 v - - 1 
cas. 31H7-T1)-ZJIQ (SOT-23) 
MM80701LT1 70.0 1.0020V 1.0 200 0 35.0 v 15 5H 8 
MMB0301LT1 30.0 1.5015V 0.6 2000 25.0 v 15 4T 8 
MMB0101LT1 7.0 I.OOOV 0.6 250 0 3.0 v - 4M 8 
MMB0352LT1' 7.0 I.OOOV 0.6 250 0 3.0 v - MSG , 
MMB0354L T1' 7.0 I.OOOV 0.6 2500 3.0 v - M6H 9 
'Dual<llwles. 
Switching Diodes 
Smal-siona' switttWlQ diodes are intef'ded for low current SWitchrng and steenng applications. Hot-earner. PIN and 
~diodosalowa- -forspeafcapplication req~remeniS 
PIN Switching Diodes 
cas. 112-To-Z2UC (TQ-92) 
The -.g PIN diodes.,. desi9ned 11>' 'off band sWfd1inO and Q<!lOiil·puiJlOS< low curnnt swilthinQ appicalions 
..... v ... 
Cr@YI@1.011111l ~@Yo ~ 
~- (lA) R.- - Slyll Typo ICi M ..... ~ .. 
MPN3700 200 10 20 01 0150 100@ 10mA - 1 
MI'N3404 20 2.0 15 0.1025V 0.850 10mA - 1 
I 
. Tuning, Hot·Ca«fer and Switching Oiod 
Hyper Abrupt Junction Tuning Diodes /' .! CASE 182 CASE 51..C2 DO-~AA TQ-22UC (D0-7} (To-92) 2 




STYLE 1 STYLE 1 
1~ CASE 311Hl7 1. TG-23U8 CASE JIBE SOT-23 SOT-223 ) 
2 
3 <>--11+--<> 1 1~2.4 
~ ..,_ 
• STYLE 8 STYLE 2 I 
Tuning Diodes ...:... Hyper·AIInlpt Junction 
The Hyper-Abrupt- --higllor ~-and a mudllafQOf capaat3nCe ratio. ~is partletAally ... sulle 
---apcJic;dionSII:IIasAM.f!olr.ldioandTVIlrlinQ ' 
~~T1.~~T-w I tHo 1 Slo9lt 
The~~ alislinQ of hypor-obriJI)I tooino diodes intended lor high frequency, FM r.ldio. and TV lunef ~ 
Cr@YI( .. 1.1..CZ) C..,.lbtlo@YI Q 
Mtr.'s ~~~ Mlo.JIIu. ¥'1•111 omco Co Typo M M 3.DY 5011111 (Y) -.. St Mil. ..... 
MV209 2s.o 1 32.o 3.0 s.o 1 6.5 3125 200 - 30 -
~=2.~~~··-·- Siotla 
MMBV1 OSGL T1 1.8,, 2.8 
25.0 4.0 ,6.0 3125 200 - 30 M4E MMBV109LT1 26.0 32.0 3.0 5.0 6.5 3125 200 - 30 M4A 
MMSV409LT1 26.0 32.0 3.0 1.5 2.0 318 200 - 20 X5 
MMBV3102LT1 20.0 • 25.0 3.0 4.5 - 3125 200 - 3Q M4C 
~j,~2.~~~ lcatllll Dal 
MM8'I!i09I. T1 1 26.0 1·32.0 I 3.0 1 18 1 2.4 1 318 I 250 I - I 20 I SL I 
~j~~":c~FtfU."-'<f___..JIIIIJII 
The klllowirw;) is • ~ of ~- hypor·ilbrup! tuninO diodes lhat have • Iaroe capacity ranoe "" redes11Jned lo 
II!QtiOIItYcitttit~ 
Cr01.1..CZ C.,.RJIII@Ya 
...... y- Slyt4 
Typo lti Jl:i M lila. M M 
MVAM108 440 560 1.0 15 1.0/8.0 12 1 
MVAM109 400 520 1.0 12 1.0/8.0 15 1 
MVAM115 440 560 1.0 15 l.ll/15.0 18 1 
MVAM125 440 560 1.0 15 1.0125.0 28 1 
Hypar-AIInrp!HIIflc..-Y:.r'hriUII Dlcwll-s.taco-
Pi-1--.2.4-~. -~311E-SOH23) _ _ _ '"'li 
The k*>wing ,,. high~..,.. diodes intended for low frequency applications and oltUIIS , 
Iaroe llr1inQ capaat311Ce. I 
Cr0 .. 1.DIIIII 
...... v-
" 
C..,.Rilllo Q Slytl 
Typo M IIA (pFJ ICJ. IIIII. Min. llirl. I 
MV7005T1 15 100 400 520 12' 150' 2 
MV74~T1 12 100 96 144 1()' 200' 2 
'V~1 OVNo:9.0V. 'Vo4..0VN .. 10V. '1/ .. I.OV,I•I.OMH>. "1>4..0V. 1=1.0 MH2. i 
STYLE 9 
, o ~I 1 14 c 2 
3 
COINON CATHODE 
STYLE 11 STYLE 12 
o-..atol-1 __,1,.._-1~>1-1 -----co 2 1 oc--111>4.r--'1'1--1101101-
3 3 
SERIES CCr.a.ocJH ANOOE ! 





"ltreous Enamel Molded 
ewound Resistors 
B =:J._I- A ' I 
Dimensions 
Power Max. Length-A Max. Dia.·B 
Rating ln. mm ln. mm 
1'i2W .437 111 .140 3.6 
2'/•W .390 9.9 219 5.6 
3'/•W 562 14.3 234 59 
sw .953 24.2 .234 5.9 






20 1 20 
20 1.80 
20 6.40 
~ Molded Construction Provides Consistent Shape And · 
Size (Pennits Mounting In Clips Which Extends Power 
Rating) 
~ Meets Mii·R-26 Requirements For Insulated Resistors 





















~ All-Welded Construction 31/• Watts 
~ Aame Resistant v-rtreous Enamel Coating 
~ S"'o Tolerance 
Molded construction provides consistent sllape and size 
which permits mountin9 1n clips to extend power rating. 
Mechanical integrity IS enhanced by the all-welded 
construction and the vitreous enamel coating is flame 
resistant. The durable vitreous enamel coating, which is 
silicone-free. permits the resistors to maintain a hard 
coating while operating at high temperatures. Ceramic core 
with solder coated axial leads. 
11/2 Watts 
Stock Mfr.'s EACH 
No. Type Ohms 1-49 SG-99 
.96-0655 91J1RO 1 3.55 3.02 
296-0658 91J1RS 1.5 3.55 3.02 
296-0657 91J2RO 2 3.55 3.02 
296-0660 91J2R4 2.4 3.55 3.02 
296-0658 91J2R7 2.7 3.55 3.02 
296-0659 91J3R3 3.3 3.55 3.02 
296-0661 91J10R 10 2.80 2.38 
296-0662 91J15R 15 2.80 2.38 
296-0663 91J18R 18 2.80 2.38 
296-0664 91J22R 22 2.80 2.38 
296-0668 91J33R 33 2.80 2.38 
296-0667 91J36R 36 ~-80 2.38 
291-0668 91J47R 47 2.80 2.38 
296-0669 91JSOR 50 2.80 2.38 
296-01171 91J75R 75 2.80 2.38 
296-01172 91J91R 91 2.81 2.38 
296-0665 91J100 100 3.01 2.62 
296-0673 91J120 120 3.01 2.62 
296-01174 91J180 180 3.01 2.62 
296-017& 91J220 220 3.01 2.62 
296-0677 91J270 270 3.01 2.62 
296-0117& 91J330 330 3.01 2.62 
296-0679 91J470 470 3.01 2.62 
296-0681 91J620 620 3.01 2.62 
296-0682 91J820 820 3.01. 2.62 
296-01170 91J1KO 1K 3.15. 2.61 
296-0683 91J1K2 1.2K 3.15 2.61 
29&-0&M 91J1K5 1.5K 3.15 2.61 
296-068tl 91J2KO 2K 3.15 2.68 




296'0681 92J1RO 1 1.73 1.47 
296-0689 92J1RS 1.5 1.73 1.47 
296-0691 . 92J2RO 2 1.73 1.47 
t96-0692 92J2R2 2.2 1.73 1.47 
Z96-0693 92J3RO 3 1.73 1.47 
291-0694 92J3R3 3.3 1.73 --1.47 
296-0690 • 92J4RO 4 1.73 1.47 
296-0697 92J4R7 4.7 1.73 1.47 
296-0698 92J7RS 7.5 1.73 1.47 
296-0699 92J10R 10 1.45 1.23 





































296-0735 93J6K8 . 
296-8740 93J10K 




















15 1.45 1.23 
22 1.45 1.23 
47 1.45 1.23 
62 1.45 1.23 
100 1.45 1.23 
120 1.45 1.23 
180 1.45 1.23 
220 1.45 1.23 
270 1.45 1.23 
330 1.45 1.23 
390 1.45 1.23 
470 1.45 1.23 
510 1.84 1.56 
680 1.84 1.56 
820 1.84 1.56 
1K 2.11 1.79 
1.2K 2.11 1.79 
1.8K 2.11 1.79 
1 1.44 1.22 
2 1.44 1.22 
3 1.44 1.22 
4.7 1.44 1.22 
5 1.44 1.22 
10 1.21 1.03 
15 1.21 1.03 
16 1.21 1.03 
22 1.21 1.03 
33 1.21 1.03 
39 1.21 1.03 
47 1.21 1.03 
50 1.21 1.03 
68 1.21 1.03 
82 1.21 1.03 
100 1.21 1.03 
120 1.21 1.03 
130 1.21 1.03 
150 1.21 1.03 
180 1.21 1.03 
220 1.21' 1.03 
270 1.21 1.03 
330 1.21 1.03 
390 1.21 1.03 
470 1.21 1.03 
510 1.55 1.32 
680 1.55 1.32 
820 1.55 1.32 
1K 1.76 1.50 
1.8K 1.76 1.50 
2K 1.76 1-.50 
2.4K 1.71 1.50 
3.3K 2.15 1.83 
4K 2.15 1.83 
4.7K 2.15 1.83 
5K· 2.46- 2.11 
5.61< 2.4&. 2.11 
6.8K 2.4& 2.11 
10K 2.46 2.11 
f 1.72 1.48 
1.2 1.72 1.46 
2 1.72 1.46 
2.4 1.72 1.46 
3 1.72 1.46 
3:3 - 1.72 U& 
4 1.72 1.46 
5 1.72 t.48 
. ·- 6.8 1.72 1.41 
10. . 1.52. 1.29 .. 
15 1.52,. 1.29 
18 1.52 1.2t· 
22 1.52 1.29: 
25 1.52 1.2$ 
30 1.52 1.29 
All nems Usted·Are 'In Stock Ready Fol Shlpmeilt'Tt!; Yoa~. . -~, · · .... · ~-
OHMITE• 
5 Watts (continued) 
Stoci Mfr.'s EACH Ohms No. Type 1-49 511-99 
296-0765 95J33R 33 1.52 1.29 
296·0771 95J39R 39 1.52 1.29 
296-0TI2 95J40R 40 1.52 1.29 
296·Dn0 95J50R 50 1.52 1.29 
296·Dn3 95J62R 62 1.52 1.29 
296-0TI4 95J75R 75 1.52 1.29 
296·Dn6 95J82R 82 1.52 1.29 
296-0TI5 95J100 100 1.52 1.29 
29&-om 95J120 120 1.52 1.29 
296-0TI8 95J150 150 1.52 1.29 
296-Dn9 95J180 180 1.52 1.29 
296-0181 95J200 200 1.52 1.29 
296-0782 95J220 220 1.52 1.29'-
296·0783 95J250 250 1.52 1.29 
296-11784 95J270 270 1.52 1.29 
296-0786 95J330 330 1.52 1.29 
296·0787 95J400 400 1.52 1.29 
296-0788 95J470 470 1.52. 1.29 
296-11780 95J1KO. 1K 1.84· 1.56 
296-0789 95J1K2 1.2K 2.14 1.82 
296-11791 95J1K5 1.5K 2.14 1.82 
296-0792 95J2KO 2K 2.14 1.82 
296-0785 95J2K5 2.5K 2.50 2.13 
296-0793 95J3KO 3K 2.50 2.13 
296-0794 95J3K3 -3.3K 2.50 2.13 
296-0790 95J4K1 4.7K 2.50 2.'13 
296-0790 95J5KO 5K 3.04 2.58 
296-11795. 95J5K6 5.6K 3.04 2.58 
296-0797 95J6KO 6K . 3.04 2.58 
296-0800 95J10K 10K . 3.04 2.58 
296-0805 95J12K 12K · 3.04 2.58 
296-0aot 95J15K 15K 3.04 2.58 
296-0810 95J16K 16K 3.04 2.58 
296-0803 95J18K 18K 3.04 2.58 
296-0815 95J20K · 20K 3.63 3.09 
296-08011 95J25K 25K 3.63 3.09 
11 Watts 
296-0605 90J5RO 5 2.31 1.96 
296-0517 90J10R 10 2.31 1.96 
296-0598 90J11R 11 2.31 1.96 
296-0599 90J15R 15· 2.31-. 1.9&. 
296-0609 90J20R 20 2.31 1.96 
2~11 90J22R 22 2:31 1.9& 
296-0612 90J25R 25 2.31 1.96 
296-0&13' 90J30R 30 2.31 1.96 
296-0610 90J33R 33 2.31 : 1.96 
296-0&14 90J47R 47 2.31 .1.96 
296-061& 90J50R 50 2.31 1.96 
296-01115 90J62R 62 2.31 1.98 
'296-0&17 90J75R 75 2.31 1.90 
296-0611. '·90J82R 82 2.31 1.90 
296-0620 90J100 100 2.28 1.94 
291-0621- .. · 90J121>·' 120 . 2.28. 1.94 
296-0622 90J150 150 2.28 1.94 
296-0633 90J220 220 2.28 '1.94 
296-0634 90J270· 270 2.28 1.94 
296-0625 -·90J330 330 2.28 1.94 
296-0631. 90J600. 600- 2.61 2.22 
296-0637 90J1KO. 1K 2.92 2.48 
296-0631 90J1K2 1.2K 2.92. 2.4& 
296-0639 ' 90J1K3 1.3K 2.92 2.4& 
296-0641 . ·.90J1KS. 1.5K 2.92 2.48 
296-0642.- ::-; 90J2KO ,_. 2K: 2.92 2.46 
' 2!J6,0630: i. ~90J2K5 2.5K' 3.29. 2.80 
-~1: .·.90JSKO· . . 5K· '3.85· 
-· ~:~k 
'i'OOJ7K5; '7.51<. 3.85. 
296-0e35~i ~:.90J10K• 1~ '3.8h ,: 3.27-~: 
. 296-0644: : .~· 90J12K ': .•  .. ·3.85 ' 3.27_ ~ 
2~<· : 90J15K · ' '.1510:'! 3;85' . 3.27 .. 
. 29&-0641.- ~~~~~ ~1181C . 3.85<· ¢3.z7,o:· -2~, . -, 20K-. ; .4.48: .. : 3.79. ·:-
298-IJ843:• ,-9d.J251F· . 251( . .'.'' ., 4.46: ·i- ~.79 at ~:9<lJ27K;-·, . I 271( 4'.48' ~ "3.79 1 90J30K-.: .• 301(: • t.48 ~ 3.79' 2 : , 90J33K:'· . 33K· 4.46· ''3.79' 296-06511; . :_~50!(:. . 50K ! 4.48• 3.79" . 
Spec o·ns' ._ .. ,- ,'· 
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p.o ..... (OQ.1J 
.· .. ~ ·~:f:·~· 
~ -H:~f.J ;~~ 
... :: ~ '{'. 
• •.! ":.. !; 
~--::. :: Microprocessor Crystals" Crystarl ,_ 
Clock Oscillators -TIL Compatible · ~ 
SpeciHcatlons 
r ~- _Vollagl 
- :. :cirMI ~ (IIAXJ 
c . ~ ~-
C01000 Famiy - C013000 Famil!' 
14 Pi1 DIP 8 Pin DIP 
250 KHz to 80 MHz 
Opeming: lr to t70' c 
5V DC • O.SV DC 
fi()nA • 250KHz to 2.999 MHz . 
35mA • 3 MHz to 31.999 MHz 
45mA · 32 MHz to 80 MHz 
40 to 60'IIo NorlilaJ. 
45 to 55% r,.ht@ 1.4V DC 
C06000 Family . ~~'ell 
14Pi1DIP . J 
500 KHz 1D 70. 
C06tooieo~-8 C060sa/C01 
C06025/t:O' • ' 
SVDCfG.SQ ~ 
20mA. SOO!CHl~lf 
J(lmA' • 20.000 MHz~j 40mA·35000~~ 
· • Rill '· ; · t tSns max· Under 9 MHz tOns. ~'liN Oodilll 1 ;-= _ :: :t10ns mox • 9 MHZ to 32 MHz . 6ns. 24.000 Mlfzio. : ·Tinlt ; .-:' t6nsmax·32MHzto80MHz " 
;~ -LIIIiT -~~ 0.4Vmax.SUtkto16mA +Q.SV(\0%~ 
Lltll ,. cS: ' +2.4V min. Soura 0.4mA .c.sv (90'U'Ii 
~...-: ·' 1 _, .. _. 1tutomLoads a.-tspF(typ) 11on 
'~ .. ~~ .,_....,_., •"*'s~UW~y""r ~11•71" ~-·-•.1n.~ll!llltrnriiiiM.IIIItl.aoallllllvnnUoo. · 
~~-~umbering System F.J.j, 
......:C011-...IIIf-T ~
;::~ ;:;~ ~--· ~ 
C013 • m. Hoi ~ 05Q.. so Pllfll (Usualy 0. 
C06 • H CMOS,~·~ 025 • 25 Pllfll T -llg11t'(4 
C012 _'fi i:Mos,_Hol.._ =t~~=-~~~~~~~ ~ 
Ilia lllr''i ""-~· He tar EAat , ..... "~~ 
... ·' y,;. (lllz) (DIP) Ht 1..U, 
-.nae C011QO. 1.11432 1.843200 14 Pi1 U3 Ul .o:n· ... ~ (0.1 ... 
... 111. COttQ0-3.5795-45 3.57!1545 14 Pi1 3.34 2.10 -~.ll_ 
... 1121 C011D0-4.000 4.00CDIO 14 Pi1 3.34 2.10 -~~~ --r.2 
-.n• coiioo-1o.ooo 10.00000 14 Pi1 3.34 2.111 ~e. (O ... DIAj .~ 
-.n• i:oii Q0-11.0592 tt.o592o 14 Pi1 3.34 2.111 ~=,--
... 1151 CQ)jQ0-1_4~1818 14.31818 14 Pin 3.34 2.10 IPW~ J; ... 11. C011Q0-18.432 18.43200 14 Pi1 3.34 2.80 
... 117. c011Q0-24.000 24.00000 14Pin 3.34 2.80 l': 1 NC Dot~ ·-.n• COflQ0-32.000 32.00000 14Pin 3.34 2.110 7 GND pln 1 
... 11. CD11Q0-36.000 36.00000 14 Pin 3.n 3.39 
,: +~ NSU..ArtD 
... 12. C011Q0-40.000 40.00000 14 Pi1 3.n 3.39 ~~ ... 1%11 C011Q0-48.000 48.00000 14 Pi1 3.n 3.39 ~- ·o o· ~!,~ .0 0. s1221 C01100-50.000 50.00000 14 Pi1 3.n 3.39 s., I '--=-1'-. 
... 12. C011DH6.666 66.66600 14 Pi1 3.12 3.41 """:!!!._ .J«r .1CII'" 
-12. co11 oo-eo.ooo 80.00000 14 Pi1 &.se 5.13 (1524..... {2.7' 
~..... ' -.... 
AI-100'Jiolooktost0d T-C!*- •5~~t~~~-.0.,1211"C.3-2hours Gnla llli I at 
--25tZ'CAII. 
...,_, ., ___ ..... 
9aact: ' ' 1000G's0.35msec.Wsm.W~~t.3shocb l'ol:b9l: ,.,. ....... o:ISic.<JI ... 
-· 
: :i.SO... DA. 55-~. 35G'< ~s:.:- :r.:.-::-:~~ ___ ,12-
=.:..m ~--=Tildd, ....., , ISS_......,_ot.a5"C,25011oon. 
., ) 
AlsD: Av~llab!,e:. 
~ ijleropfi!CISSor Crystal Units HC:..t9 Short (AT Strip) ; 
:~ Microprocessor Crystal Units Surlace Mount· TT-SMD 
' •• • d ·, 
~ Clock Oscillators • Dual Output 
~ Clock Oscillators • Enable/Disable 
~ Clock OScillatOrs • ECL Compatible 
~ Clock Dsi:lllatori • HCMDS Compatible 
~ VoHage Controlled Clystal Oscillators : VCXD 
""" Temperifuri.CGiilpeilsatad CIY$!al Oscillators- TCXD 
~ MonoiHblc Crystal FiHers 
~ Ceramic Resonators· 200 to 800 KHz, 2.000 to 12.000 MHz 
Raltron manufactures one of the most complete product lines of frequency m 
components including high quality crystal units, oscillators, filters, and c1 
onators both through-hole and surface mount ' 
Because· the 'product Une is so complete, the inventory so large, Raltron anc 
offer pricing that is always competitive, and often far lower than the competiti 
-~CBII·Yoiu Nearest Allfedliicat/on {1.:SOO...f33.5700} For Quick. 
+ -
resistors and Kits 'e PHILIPS 
eri& ~ Commercial SMD Chip Resistors 
·e surtace mounted ch1p resistor cons1sts of a glass pass~ated thiCk film res1St1ve paste screened onto a h1gh our:~; atum,na 
ramie substrate. The nominal res1stance value 1s achieved bY varymg the compos1t1on of the paste pnor to the screemng process 
d by laser trimming the film after 1t has been screened on To msure mechanical and enwonmental1ntegnty. the chip IS covered 
th a silicon based "procoat. • The conductive layer cons1sts of a precious metal and a wrap around termmauon IS depos1ted at 
ch end to allow mechanical and electncal attachment. These chrp res1stors and adaptable to high speed automated mechan,zat1on 
sembly. They allow excellent pnnted circUit board dens1ty as well as unl1zat1on of both board s1des. Zero ohm tum per available as 
stom order in full reels only. 
Stock Mfr.'s Philips To I. WaHage Value I Value I No. Type No. "• @70'C Range Chart A 
SEI Electronics Inc. 
~"4EEU.YSTAC1U'Ol.Ef.l..ECTRO!'olCS!'SC 
Dimensions (ln.) PER PKJ100 
B c D E 1·5 6-25 
297-91XX 9C1206 9C12063MK 1 1/s 10 nto 1M D 126 063 023 016 020 3.73 3.00 
297-93XX 9C1206 9C12063A·JL 
297-95XX 9C0805 9C08052A·JL 
297-96XX 9C0805 9C08052MK 
hart C 5% Values 
Ohms XX Ohms XX Ohms 
10 10 39 18 200 
20 12 47 20 270 
27 14 56 22 300 
30 16 100 24 390 
Stock Mfr.'s Philips 
No. Type No. 
-· 
2.-., ,( 980805 9808052A·FC 
297'o•,()( 981406 9814064A-FC 
;hart 0 1% Values 
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Thick Film lOts 
D805lblck Film 5% 
Provides Mcoap5 5% parts, 122values. 10 pieces each. 10 o 
to 1 M (lncludmg zero ohm) in 200 ppm parts. 1220 pieces 
total. 
849-5000. 0805J10 .... .. ........................... EACH 55.89 
0805lblck Film 5% 
Same as above, except 50 pieces each, 6100 pieces total. 
849-5005. 0805J50 ............................................. EACH 116.65 
0805 Thick Film 1% 
P~"-1.1CR08051% parts, 72 values. 10 pieces each. 10 o 
~~"--']oEr~.~.~ .. ~=~-~~~.t~~l: .. EACH 58.50 
0805 Thick Film 1% 
Same as above, except 50 pieces each, 3600 pieces total. 
849-5015. 0805F50 ............................................ EACH 137.07 
'I• 10 n to 1M c 126 063 023 016 020 2.76 2.29 
,ho 101lto 1M c 079 049 024 016 016 3.31 2.63 
1f1o 10 n to 1M D 079 049 024 016 016 4.08 3.26 
Ohms XX Ohms XX Ohms XX Ohms XX Ohms XX Ohms XX 
470 34 2700 42 5600 50 30 K 58 100 K 66 390 K 74 
560 36 3000 44 10 K 52 39 K 60 200 K 68 470 K 76 
1000 38 3900 46 20 K 54 47 K 62 270 K 70 560 K 78 
2000 40 4700 48 27 K 56 56 K 64 300 K 72 1 Meg 80 
Series 98 Precision MELF Surface Mount Resistors 
The MELF resistor consists of a high alumina core on which metal film is deposited A cap IS applied at each end and the resistor 1s 
spiralled to value. The resistor IS then coated. color coded. and end caps treated to facilitate soldenng. Zero ohm 1umper available 
as custom order in full reels only. 
Wattage Value Value 
@70"C Range Chart A 
'/a tOnto 1M D 087 
1/s tonto 1M D 136 
XX Ohms XX Ohms XX Ohms 
27 1 K 39 4.99 K 51 20 K 
30 1.5 K 42 7.5 K 54 30.1 K 
33 2K 45 10 K 57 49.9 K 
36 3.01 K 48 15 K 60 75 K 
Thin Film Kits 
1206 Thick Film 5% 
Provides MC1 A 5% parts. 24 values, 10 pieces each. 1 0 Q to 
~~=~~i~;~ o~~).'~.~~ .. P~~-~~:.~~~~s t~~~ 
1206 Thick Film 5% 
Provides MC1A 5% parts. 122 values. 10 pieces each. 10 0 to 
~~~~~\nl~;~ 0.~~) i~ ~~ .. pp.~.~~~~: 1 ~~~FH t~~s9 
1206 Thick Film 5% 
Same as above, except 50 pieces each. 6100 pieces total. 
849-5030. 1206J50.......... .. ...... EACH 115.00 
0805 Thin Film 0.5% 
Provides 8LU-0805 0.5% parts. 97 values. 100 pieces each. 
1 0 o to 1 00 KQ in 50 ppm parts. 9700 pieces total. 
849-5035. 80805D100 ......................................... EACH 915.00 
1206 Thin Film 1% 
Provides 8LU-1206 1 'lo parts. 106 values. 100 pieces each. 
1 0 o to 240 KO in 25 ppm parts. 10,600 pieces total. 
849-5050. 81206F100 ............... EACH 1725.00 
Dimensions (ln.) PER PK./1 000 
B c D 1·9 10·49 
039 014 002 130.00 120.00 
.055 023 006 65.00 55.00 
XX Ohms XX Ohms XX 
63 100 K 75 499 K 87 
66 150 K 78 750 K 90 
69 200 K 81 1 Meg 93 
72 301 K 84 - -
SEI Kits 
Surface mount thick film chip resistor design kits for 
RMC-1/a (1206 size) in 5% and 1% tolerances. RMC-1/to 
(0805 size) in 5% and 1% tolerances and RMC-1hs (0603 
size) in 5% tolerance ontv. Kits have 30 samples per value. 
5% kits have 60 values (E24) and 1% kits have 120 values 
(E96). Kit includes product specifications, packaging 
guidelines, performance data and the chip samples. 
Replacement parts available in 1 000 piece bulk packaging 
or 5000 piece tape and reel. Packaged in plastic notebook 
pages in three-ring binder. 
894-11100. RMC-1/a. 5%1206 kit....... EACH 79.00 
894-11105. RMC-1/a. 1%1206 kit........... .EACH 115.50 
894-0110. RMC_,/10. 5%0805 kit ............ EACH 79.00 
894·0115. RMC·1ho. 1%0805 kit ....................... EACH 115.50 
894-0120, RMC- 1/Js. 5% 0603 kit ......................... EACH 107.75 




~PHILIPS -NEW- Ceramic Cape 
Monolithic SMoe Chip capacitors :4~ 
.,.. Monolithic Constnlction I 
Monolithic ceramic capacitors consist of alternating ceramic (15 to 30 microns) onto which H 
metal electrodes are printed. The stacked layers, cut into individual chips, are then sintere
d at 
a ver, high temperature to· form a monolithic device. Alternating electrode layers 
are 
connected to end terminatioos com~etiNJe functional unit Temperature Characteristics: .I. J p1 




to -82% 6C, -3o•c to ..as•c; zsu - +22% to -56% 6C, +10"C to ..as•c. Terminat
ion: 
B- Ni!Sn. Packaging: B-T&R r reel; 2- r paper tape. Marting: 0- no mar1<. 
CMC Case Size Dimensions- Millimeters (Inches) 
Case Lenr Width 
Height (H) Tenn. Widlll (P) Spacing (S) 
Size (L (W) Min. Max. Min. Max. Min. 
eerairoc Dielectric 
J/ 0603 1.6 ± .10 0.80±.10 0.70 0.90 0.2:5 0.65 0.40 Inner Electrode 
(.063 :t .004) (.032 ± .004) (.028) (.036) (.010) (.026) (.016) " 
0805 2.0±.10 1.25 ± .10 0.51 1.30 0.25 0.75 
0.55 
t-IMer Termination (Ag) 
(.079 ± .004) (.049 ± .004) (.021) (.052) (.010) (.030) (.022) 
f-- Nid<el Plated Barrier ~ . 
1206 3.2 ± .15 1.6 ±.15 0.51 1.60 0.25 0.75 
1.40 '# ~ 
Torv\.ead Plating 
(.126 ± .006) (,063 ± .006) (.021) (.064) (.010) (.030) (.056) 
Stock Mfr.'s Value Voltage 
Temperature Tolerance Reel 
No. Type (pf) Coelficient 
Quantity 1-9 
748-5002 06D3CG 100J9B20 10 50 v 
COG 5% 4000 197.20 
748-5004 0603CG180J9BBO 18 50V 
COG 5% 4000 215.13 
748-5008 0603CG220J9BBO 22 50V · 
COG 5% 4000 215.13 
748-5010 0603CG270J9BBO 27 50V 
COG .5% 4000 215.13 
748-5012 0603CG470J9BBO 47 50V 
COG 5% 4000 215.13 
748-5016 0603CG 1 01 J9B20 100 50V 
COG 5% 4000 215.13 
748-5018 06032R331 K9B20 330 50V 
X7R 10o/o 4000 178.04 
748-5020 06032R1 02K9BBO 1000 50V 
X7R 10% 4000 178.04 
748-5022 06032R222K9B20 2200 50V 
X7R 10% 4000 178.04 
748-5024 06032R472K9BBO 4700 50V 
X7R 10% 4000 207.71 
748-5026 06032R103K9BBO 10000 50V 
X7R 10% 4000 222.55 
748-5028 06032F1 03M9B20 10000 50V 
Y5V 20% 4000 207.71 
748-5030 06032F473M9620 47000 50V 
Y5V 20% 4000 215.13 
748-5032 06032F1 04M8B20 100000 25 v 
Y5V 20% 4000 215.13 
748-5034 0805CG 1 OOJ9BBO 10 50V 
COG 5% 4000 126.11 
748-5036 0805CG150J9BBO 15 50 v 
COG 5% 4000 148.36 
748-5040 0805CG220J9BBO 22 50V 
COG 5% 4000 126.11 
748-5042 0805CG270J9BBO 27 50V 
COG 5% 4000 148.36 
748-5044 0805CG330J9BBO 33 50V 
COG 5% 4000 126.11 
748·5046 0805CG470J9BBO 47 50V 
COG 5% 4000 148.36 
748-5050 0805CG560J9BBO 56 50V 
COG 5% 4000 148.36 
748·5052 0805CG680J9BBO 68 50V 
COG. 5% 4000 200.29 
748-5054 0805CG101J9BBO 100 50V 
COG 5% 4000 148.36 
748-5056 0805CG221J9BBO 220 50V 
. COG 5% 4000 148.36 
748-5058 0805CG271 J9BBO 270 50V 
COG 5% 4000 200.29 
748-5060 0805CG331J9BBO 330 50V 
COG 5% 4000 200.29 ·: 
748-506~ 0805CG471J9BBO 470 50V 
COG 5% 3000 150.22 
748-5064 0805CG102J9BBO '1000 sov 
COG 5% 3000 122.40 
748·5066 08052R102K9BBO 1000 50V 
X7R 10% 4000 148.36 
748-5068 08052R472K9BBO 4700 50V X7R
 10% 4000 170.62 
748·5070 08052R103K9BBO 10000 50V X7R
 10% 4000 152.07 
748-5072 08052R473M8BBO 47000 25 v X7
R 20'Yo 4000 192.87 
748-5074 08052R1 04M8BBO 100000 25 v X7R 
20% 2000 111.27 
748-5076 1206CG220J9BBO 22 50V COG 
5% 4000 152.07 
748·5078 1206CG270J9BBO 27 50V COG 
5% 4000 218.84 
748·5080 1206CG330J9BBO 33 50V COG 
5% 4000 152.07 
748-5082 1206CG470J9BBO 47 sov COG 
5% 4000 152.07 I 
748-5084 1206CG101J9BBO 100 50V COG 
5% 4000 152.07 I 
. 748-5086 1206CG221 J9BBO 220 50V COG 
5% 4000 152.07 J 
748-5088 1206CG331 J9BBO 330 50V COG 
5% 4000 189.16 
748·5090 1206CG471J9BBO 470 50V CO
G 5% 4000 189.16 
748-5092 1206CG1 02J9BBO 1000 50V COG 
5% 4000 204.00 
748-5094 1206CG222J9BBO 2200 50V CO
G 5% 3000 300.44 
748-5096 12062R102K9BBO 1000 sov X7
R 10'Yo 4000 178.04 
748-5098 12062R1 03K9BBO ·10000 sov X7R
 10% 4000 152.07 
748-5100 12062R473K9BBO 47000 50 v X7
R 10% 4000 204.00 
748-5102 12062R104K9BBO 100000 sov X7R
 10% 4000 218.84 
I 
748-5104 12062E1 03M9BBO 10000 50V Z5U 
20% 4000 152.07 
748-5106 12062E473M9BBO 47000 50V Z5U
 20% 4000 152.07 
748-5108 12062E104M9BBO 100000 50V 
zsu 20% 4000 152.07 
·Products Not cataloged Are Available-&allt-800-433-5700 For Price· ADt 
Panasonice 
· • Mlnlimiri Radial 
Lead Aluminum ~~>Electrolytic CapacHors 
. ·. · NHE-Series Kit 
PAHASONIC NHE CROSS REFERENCES: • - ·· m Elna: RE3; Matcon: BSM; Hlc:hlcon: VT; (, • ( ~~t----------Rubycon: SSP; UCC: KME. 
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